


Ptolemy II in Embedded Signal Processing Architectures: Deriving Process Networks From Matlab

Bart Kienhuis and Ed Deprettere
Leiden Institute of
Advanced Computer Science (LIACS)
Leiden University,
The Netherlands




Ptolemy Mini-conference.
Berkeley, March 22/23 2001

Problem



Compaan




3

Step 1: MatParser

Array Dataflow Analysis

```

for k=1:1:K,
  for j=1:1:N,
    [r(j,j),x(k,j),t]=Vec(r(j,j),x(k,j));
    for i=j+1:1:N,
      [r(j,i),x(k,i),t]=Rot(r(j,i),x(k,i),t);
    end
  end
end
  
```



```

for k = 1 : 1 : K,
  for j = 1 : 1 : N,
    if k-2 >= 0,
      [ in_0 ] = ipd( r_2( k-1, j ) );
    else %% if -k+1 >= 0
      [ in_0 ] = ipd( r_1( j, j ) );
    end
    [ out_0, out_1, out_2 ] = Vec( in_0, in_1 );
    [ r_1( k, j ) ] = opd( out_0 );
    [ x_1( k, j ) ] = opd( out_1 );
    [ t_1( k, j ) ] = opd( out_2 );
    for i=j+1:1:N,
  
```


4

Dependence Graph

```


for k = 1:1:K,
  for j = 1:1:N,
    [r(j,j), x(k,j), t] = Vec( r(j,j), x(k,j) );
    for i = j+1:1:N,
      [r(j,i), x(k,i), ti] = Rot( r(j,i), x(k,i), t );
    end
  end
end
end
  
```

Dependence Graph



5


Step 2: DgParser



Polyhedral Reduced Dependence Graph


6

Example of Node and Port Domains



7


Step 3: PANDA



- Domain Reconstruction
- Domain Scanning
- Linearization

8

PN Model in Ptolemy II



Port Domains

```

/** fire the actor. */
public void fire() throws IllegalActionException {
    for (int k = 1; k <= 1*K; k += 1) {
        for (int j = 1; j <= 1*N; j += 1) {

            if (k - 2 >= 0) { in_0 = RP_1.get(0); }
            if (k - 1 == 0) { in_0 = RP_2.get(0); }
            if (j - 2 >= 0) { in_1 = RP_3.get(0); }
            if (j - 1 == 0) { in_1 = RP_4.get(0); }


            // Execute the function
            [out_0, out_1, out_2] = F.Vectorize(in_0, in_1);

            if (K - k - 1 >= 0) { WP_1.send(out_0); }
            if (-K + k == 0) { WP_11.send(out_0); }
            if (N - j - 1 >= 0) { WP_10.send(out_2); }

        }
    }
}


```

Ptolemy II, Simulation



Early Exploration


Workload Analysis



- Separation Communication/Computation
- Higher levels of granularity

11


Exploration of Possible Architectures



Spade Environment

12

FPGA Hardware Realization



Xilinx Virtex 600E

- Compaan 10 secs
- 2) Synthesis using Synplicity Synplify 1-2 minutes
- 3) Place and Route using Xilinx Design Manager 2-3 minutes

In cooperation with DERA,
Farnborough, United Kingdom



Y-chart

- Workload Analysis
- Early integration
- High-level abstraction

