



Introduction to Embedded Systems

Sanjit A. Seshia


UC Berkeley
EECS 149/249A
Fall 2015

© 2008-2015: E. A. Lee, A. L. Sangiovanni-Vincentelli, S. A. Seshia. All rights reserved.




Chapter 5: Hierarchical State Machines

Recall Synchronous Composition:

$$S_C = S_A \times S_B$$




outputs: a, b (pure)






Synchronous composition

Recall Asynchronous Composition:

$$S_C = S_A \times S_B$$



outputs: a, b (pure)



Asynchronous composition
with interleaving semantics

EECS 149/249A, UC Berkeley: 3

Recall program that does something for 2 seconds, then stops

```
volatile uint timerCount = 0;
void ISR(void) {
    ... disable interrupts
    if(timerCount != 0) {
        timerCount--;
    }
    ... enable interrupts
}
int main(void) {
    // initialization code
    SysTickIntRegister(&ISR);
    ... // other init
    timerCount = 2000;
    while(timerCount != 0) {
        ... code to run for 2 seconds
    }
}
```

EECS 149/249A, UC Berkeley: 4

Position in the program is part of the state

```

volatile uint timerCount = 0;
void ISR(void) {
D → ... disable interrupts
E →   if(timerCount != 0) {
      timerCount--;
    }
    ... enable interrupts
}
int main(void) {
    // initialization code
    SysTickIntRegister(&ISR);
    ... // other init
A → timerCount = 2000;
B → while(timerCount != 0) {
    ... code to run for 2 seconds
    }
C → whatever comes next
}

```

A key question: Assuming interrupt can occur infinitely often, is position C always reached?

EECS 149/249A, UC Berkeley: 5



State machine model

```

volatile uint timerCount = 0;
void ISR(void) {
D → ... disable interrupts
E →   if(timerCount != 0) {
      timerCount--;
    }
    ... enable interrupts
}
int main(void) {
    // initialization code
    SysTickIntRegister(&ISR);
    ... // other init
A → timerCount = 2000;
B → while(timerCount != 0) {
    ... code to run for 2 seconds
    }
C → whatever comes next
}

```

variables: *timerCount*: uint
input: *assert*: pure
output: *return*: pure




Is asynchronous composition the right thing to do here?




EECS 149/249A, UC Berkeley: 6

Asynchronous composition

$$S_C = S_A \times S_B$$



variables: timerCount: uint
input: assert: pure
output: return: pure



This has transitions that will not occur in practice, such as A,D to B,D. Interrupts have priority over application code.

EECS 149/249A, UC Berkeley: 7

Asynchronous vs Synchronous Composition

```
volatile uint timerCount = 0;
void ISR(void) {
  ... disable interrupts
  if(timerCount != 0) {
    timerCount--;
  }
  ... enable interrupts
}
int main(void) {
  // initialization code
  SysTickIntRegister(&ISR);
  ... // other init
  timerCount = 2000;
  while(timerCount != 0) {
    ... code to run for 2 seconds
  }
}
```

Is synchronous composition the right model for this?

EECS 149/249A, UC Berkeley: 8

Asynchronous vs Synchronous Composition

```

volatile uint timerCount = 0;
void ISR(void) {
  ... disable interrupts
  if(timerCount != 0) {
    timerCount--;
  }
  ... enable interrupts
}
int main(void) {
  // initialization code
  SysTickIntRegister(&ISR);
  ... // other init
  timerCount = 2000;
  while(timerCount != 0) {
    ... code to run for 2 seconds
  }
}

```

Is synchronous composition the right model for this?

Is asynchronous composition (with interleaving semantics) the right model for this?

Answer: no to both.


EECS 149/249A, UC Berkeley: 9

Modeling an interrupt controller

FSM model of a single interrupt handler in an interrupt controller:

input: *assert, deassert, handle, return*: pure


output: *acknowledge*



EECS 149/249A, UC Berkeley: 10

Modeling an interrupt controller

input: assert, deassert, handle, return: pure
output: acknowledge




```
int main(void) {
    // initialization code
    SysTickIntRegister(&ISR);
    ... // other init
    timerCount = 2000;
    while(timerCount != 0) {
        ... code to run for 2 seconds
    }
}
```

Note that states can share refinements.


```
volatile uint timerCount = 0;
void ISR(void) {
    ... disable interrupts
    if(timerCount != 0) {
        timerCount--;
    }
    ... enable interrupts
}
```

EECS 149/249A, UC Berkeley: 11

Hierarchical State Machines



refinement



Reaction:


1. First, the refinement of the current state (if any) reacts.
2. Then the top-level machine reacts.

If both produce outputs, they are required to not conflict. The two steps are part of the same reaction.

[Statecharts, David Harel, 1987]

EECS 149/249A, UC Berkeley: 12


Hierarchical State Machines



Example trace:

EECS 149/249A, UC Berkeley: 13

Hierarchical State Machines




Example trace:

$$A \xrightarrow{g_2/a_2} C \xrightarrow{g_4/a_4} D \xrightarrow{g_1/a_1} A \xrightarrow{g_2/a_2} D \xrightarrow{g_3 \wedge g_1/a_3, a_1} A \dots$$

Simultaneous transitions can produce multiple outputs. These are required to not conflict.

EECS 149/249A, UC Berkeley: 14

Hierarchical State Machines



Example trace:

$$A \xrightarrow{g_2/a_2} C \xrightarrow{g_4/a_4} D \xrightarrow{g_1/a_1} A \xrightarrow{g_2/a_2} D \xrightarrow{g_3 \wedge g_1/a_3, a_1} A \dots$$

A history transition implies that when a state with a refinement is left, it is nonetheless necessary to remember the state of the refinement.

EECS 149/249A, UC Berkeley: 15


Equivalent Flattened State Machine

Every hierarchical state machine can be transformed into an equivalent "flat" state machine.

This transformation can cause the state space to blow up substantially.


EECS 149/249A, UC Berkeley: 16

Flattening the state machine (assuming history transitions):



EECS 149/249A, UC Berkeley: 17

Hierarchical State Machines with Reset Transitions



A reset transition always initializes the refinement of the destination state to its initial state.


Example trace:

$$A \xrightarrow{g_2/a_2} C \xrightarrow{g_4/a_4} D \xrightarrow{g_1/a_1} A \xrightarrow{g_2/a_2} C \xrightarrow{g_4 \wedge g_1/a_4, a_1} A \dots$$

A reset transition implies that when a state with a refinement is left, you can forget the state of the refinement.


EECS 149/249A, UC Berkeley: 18

Flattening the state machine (assuming reset transitions):



EECS 149/249A, UC Berkeley: 19

Preemptive Transitions



EECS 149/249A, UC Berkeley: 20

Summary of Key Concepts

States can have refinements (other modal models)

- OR states
- AND states


Different types of transitions:

- History
- Reset
- Preemptive

EECS 149/249A, UC Berkeley: 21

Modeling an interrupt controller

input: assert, deassert, handle, return; pure
output: acknowledge



```

int main(void) {
  // initialization code
  SysTickIntRegister(&ISR);
  ... // other init
  timerCount = 2000;
  while(timerCount != 0) {
    ... code to run for 2 seconds
  }
}
  
```

Note that states can share refinements.


```

volatile uint timerCount = 0;
void ISR(void) {
  ... disable interrupts
  if(timerCount != 0) {
    timerCount--;
  }
  ... enable interrupts
}
  
```

EECS 149/249A, UC Berkeley: 22

Simplified interrupt controller

This abstraction assumes that an interrupt is always handled immediately upon being asserted:




EECS 149/249A, UC Berkeley: 23

Hierarchical interrupt controller

This model assumes further that interrupts are disabled in the ISR:

variables: *timerCount*: uint
input: *assert*: pure, *return*: pure
output: *return*: pure

A key question: Assuming interrupt can occur infinitely often, is state C always reached?




EECS 149/249A, UC Berkeley: 24

Hierarchical interrupt controller

This model assumes interrupts are disabled in the ISR:

variables: *timerCount*: uint
 input: *assert*: pure, *return*: pure
 output: *return*: pure

Reset, preemptive transition
 History transition




Berkeley: 25


Hierarchical composition to model interrupts

History transition results in product state space, but hierarchy reduces the number of transitions compared to asynchronous composition.

variables: *timerCount*: uint
 input: *assert*: pure



variables: *timerCount*: uint
 input: *assert*: pure, *return*: pure
 output: *return*: pure




Examining this composition machine, it is clear that C is not necessarily reached if the interrupt occurs infinitely often. If *assert* is present on every reaction, C is never reached.



EECS 149/249A, UC Berkeley: 26

Hierarchical composition to model interrupts

History transition results in product state space, but hierarchy reduces the number of transitions compared to asynchronous composition.



variables: timerCount: uint
input: assert: pure, return: pure
output: return: pure



Under what assumptions/model of "assert" would C be reached?

EECS 149/249A, UC Berkeley: 27

Communicating FSMs

In this ISR example our FSM models of the main program and the ISR communicate via shared variables and the FSMs are composed asynchronously.


There are other alternatives for concurrent composition (see Chapter 6 of Lee & Seshia).

EECS 149/249A, UC Berkeley: 28

Hierarchical FSMs + Synchronous Composition: Statecharts [Harel 87]

Modeling with

- Hierarchy (OR states)
- Synchronous composition (AND states)
- Broadcast (for communication)



Example due to Reinhard von Hanxleden

EECS 149/249A, UC Berkeley: 29

Summary

- Composition enables building complex systems from simpler ones.
- Hierarchical FSMs enable compact representations of large state machines.
- These can be converted to single flat FSMs, but the resulting FSMs are quite complex and difficult to analyze by hand.
- Algorithmic techniques are needed to analyze large state spaces (e.g., *reachability analysis* and *model checking*, see Chapter 13 of Lee & Seshia).

EECS 149/249A, UC Berkeley: 30