Distributed Architectures for Embedded Systems:

Challenges for Real-Time Control HSCC 2009

Albert Benveniste (INRIA-IRISA, Rennes)

prepared with Paul Caspi, Alberto Sangiovanni-Vincentelli, Stavros Tripakis, and Claudio Pinello Acknowledgement: EU-projects Artist-Design and COMBEST

Some facts from actual architectures in use in industry:

- aeronautics
 - IMA-AFDX from Airbus
 - Boeing-Honeywell IMA architecture
 - Link application-architecture, Rockwell-Collins
- automobile
 - AUTOSAR principles and its RTE
 - TT-Ethernet from Hermann Kopetz
- automatic subways

T[[ech



What is A380 IMA?

© Jean-Bernard Itier, Airbus France Artist2 Workshop on Integrated Modular Avionics, Rome, Nov 2007





FM3 ADIRU3 CMV

AFDX NETWORK



What is A380 IMA? - ADCN Network & Topology



AFDX Network:

- 100 Mbits
- Redundant Network (A&B) with independent alimentation
- AFDX switches = 2 x 8
- NB of ports (connections) possible on each switch (20-24)
- MTBF of the switch is very high (100 000 hours expected)
- Up 80 AFDX subscriber



AFDX technology – Addressing : MAC, IP, UDP



UK LTD. All rights

Lock-Step Processor Architecture



Space partitioning

- Protected system page tables
 - Constructed at build time
- Validated MMU

Time partitioning

- Non-user maskable
 SAFEbus interrupt drives OS schedule
- No other interrupts allowed

Fault effects containment

- Lock-step checking of all memory accesses (I and D)
- EDC on all memory R/W
- Monitored clock, power
- Power up BIT, CBIT

© Kevin Driscoll, Honeywell, Artist Workshop on IMA, Nov 2007, Rome



Rockwell Collins

System Architectural Modeling & Analysis



System Architecture Development

 $\ensuremath{\mathbb{C}}$ Copyright 2009 Rockwell Collins, Inc. All rights reserved.

Bridging the Gap Between Model-Based Development and Model Checking Dr. Steven P. Miller, ETAPS plenary, March 26, 2009

Key AUTOSAR "Methodology and RTE"

Flexible mapping of software components ...



... enabled by standardized run-time environment (RTE)





T[**[**ech

As TTEthernet supports communication among applications with various real-time and safety requirements over a network, three different traffic types are provided: time-triggered (TT) traffic, rate-constrained (RC) traffic, and best-effort (BE) traffic. If required, the corresponding traffic type of a message can be identified based on a message's Ethernet Destination address. The relation of the TTEthernet traffic types to existing standards is depicted in Figure 2.



Messages from higher layer protocols, like IP or UDP, can be "made" time-triggered without modifications of the messages' contents itself. The TTEthernet protocol overhead is transmitted in dedicated messages termed protocol control frames, which are used to establish system-wide synchronization. In short, TTEthernet is only concerned with "when" a data message is sent, not with specific contents within in a message.



Computers on trains for speed control

Computers on tracks for collision avoidance and to avoid losing a train (ghost train!!)

MBPC

Wired communications for fixed computers

For computers on trains: use wheels or wireless

Communication by Sampling (LTTA)

Reasons for chosing a particular distributed architecture:

- distributing intelligence over system architecture, physical reasons
- resilience, fault tolerance, segregation & compartmentalization
- distributed development process with OEM & suppliers

Reasons for chosing a particular distributed architecture:

- distributing intelligence over system architecture, physical reasons
- resilience, fault tolerance, segregation & compartmentalization
- distributed development process with OEM & suppliers
- some less important issues:
 - power (of increasing importance, however)
 - memory, bandwidth

Reasons for chosing a particular distributed architecture:

- distributing intelligence over system architecture, physical reasons
- resilience, fault tolerance, segregation & compartmentalization
- distributed development process with OEM & suppliers
- some less important issues:
 - power (of increasing importance, however)
 - memory, bandwidth

Control design must cope with these constraints

- Embedded systems distributed architectures raise other issues than
 - Iimited Shannon budget and
 - cost-to-communicate

- Embedded systems distributed architectures raise other issues than
 - limited Shannon budget and
 - cost-to-communicate
- Distributed control architectures cause artifacts that can be problematic for feedback control
- Systems architectures such as IMA and AUTOSAR aim at enabling modular development of systems in complex supplier chains. Are modular design techniques available for control algorithms?

Distributed sensing & computing & actuating architecture + communication media cause the following artifacts:

- clock jitter & drift
- $\bullet \Rightarrow$ duplications, losses

Are these artifacts covered by state-of-the-art robust control design techniques?

Are modular design techniques available for control algorithms?

Stability and performance not compositional \implies HARD!

Can modular design techniques be developed based on

- passivity,
- Lyapunov,
- LMI,
- new concepts?

This talk: communication artifacts

- Loosely Time-Triggered Architecture (LTTA)
 - used in many industrial plants
- some remarks regarding continuous control
- focus on discrete systems
- dealing with hybrid systems? still open

- Synchronous models used for both:
 - application modeling synchronous languages
 - *architectures* Kopetz' Time-Triggered Architecture
 Advantages: safe programming, safe architecture
- Its use for architectures can be too constraining:
 - oversizing
 - high cost at redesign (budgeting time is global)
 - not even feasible with wireless communications
- \rightarrow Loosely Time-Triggered Architecture (LTTA)



- 1. The communication medium behaves like a collection of shared memories, one for each variable
- 2. Each computer periodically samples its external world: physical world and other computers; and so does the communication medium itself. Advantages:
 - communication medium off-the-shelf;
 - autonomy, no deadlock, no livelock;
 - but misses and duplications.





No harm for continuous feedback control: smoothness should do

Is it, however, within the scope of H_2/H_{∞} or other theories? [Kao-Lincoln 2004]

Exploration tools: RT-Builder [Geensys] JitterBug/TrueTime [Arzen]



More problems when sensing multiple discrete signals:

Cases 1 and 2 correspond to two different outcomes for the local clock of A_1

Problem setting



The problem: ensuring flow equivalence between LTTA design (top) and strictly synchronous design (bottom).

$$A = \underbrace{N_1 \parallel \ldots \parallel N_n}_{\text{no zero-delay circuit}}, \text{ where } N: \begin{cases} X_k = f(X_{k-1}, u_k^1, \ldots, u_k^p) \\ y_k = g(X_{k-1}, v_k^1, \ldots, v_k^q) \end{cases}$$

where \parallel denotes input-to-output connection; multi-clock encompassed by having a special symbol \perp (stuttering)

1. Similar to *elastic circuits* [Cortadella] or *latency insensitive designs* [Carloni] in circuits:

- 1. Similar to *elastic circuits* [Cortadella] or *latency insensitive designs* [Carloni] in circuits:
 - (a) See synchronous designs as Kahn Process Networks \Rightarrow blocking reads and infinite buffers

- 1. Similar to *elastic circuits* [Cortadella] or *latency insensitive designs* [Carloni] in circuits:
 - (a) See synchronous designs as Kahn Process Networks \Rightarrow blocking reads and infinite buffers
 - (b) Since buffers must be finite, writes must be controlled ⇒ block writes when buffers filled ⇒ use back-pressure

- 1. Similar to *elastic circuits* [Cortadella] or *latency insensitive designs* [Carloni] in circuits:
 - (a) See synchronous designs as Kahn Process Networks \Rightarrow blocking reads and infinite buffers
 - (b) Since buffers must be finite, writes must be controlled ⇒ block writes when buffers filled ⇒ use back-pressure
 - (c) Replace blocking by skipping

- 1. Similar to *elastic circuits* [Cortadella] or *latency insensitive designs* [Carloni] in circuits:
 - (a) See synchronous designs as Kahn Process Networks \Rightarrow blocking reads and infinite buffers
 - (b) Since buffers must be finite, writes must be controlled ⇒ block writes when buffers filled ⇒ use back-pressure
 - (c) Replace blocking by skipping

In this approach, time is logical. No assumption on local clocks. Performance studies come as a second step.

- 1. Similar to *elastic circuits* [Cortadella] or *latency insensitive designs* [Carloni] in circuits: In this approach, time is logical. No assumption on local clocks. Performance studies come as a second step.
- 2. Time-based approach, TTA with relaxed constraints:
 - relative drift between clocks must be bounded
 - communication delays must be bounded
 - control (skipping) is purely local, based on counters
 - no blocking read/write, no back-pressure

Further Assumptions:

- 1. Updates of every variable are visible to every node (updates may not occur at each reaction: multi-clock)
- 2. Communications between different sites occur through state variables and are thus subject to a unit delay.
- 3. For each computing unit, executions take at most one clock cycle and a computing unit which starts executing freezes its input data.
- 4. The inter-tick time is uniformly bounded from below and from above; communication delays are uniformly bounded.

- The following protocol is run at each node
- This protocol is entirely local and timed based, using the local (non synchronized) clock of the node.



 broadcast
 start exec
 broadcast
 start exec

 Red transition is synchronizing, other ones let time pass



Theorem: for suitable choices of n_{1a} , n_{1b} , n_{2a} , n_{2b} , broadcast and start exec phases globally alternate: flow semantics is preserved.



Illustrating the protocol with

$$T_{max} = 1.5, T_{min} = 1, \tau_{max} = \tau_{min} = 0.5$$

which yields

$$n_{1a} = 3, n_{1b} = n_{2a} = n_{2b} = 2 \Rightarrow$$
 slow-down = 5

Back to the assumptions:

- 1. Updates of every variable are visible to every node (updates may not occur at each reaction: multi-clock)
- 2. Communications between different sites occur through state variables and are thus subject to a unit delay.

- Executions take at most one clock cycle and a computing unit which starts executing freezes its input data.
- 4. The inter-tick time is bounded; communication delays are bounded.

Back to the assumptions:

- 1. Updates of every variable are visible to every node (updates may not occur at each reaction: multi-clock)
- 2. Communications between different sites occur through state variables and are thus subject to a unit delay. Can be removed, at the price of increasing n_{2a} and n_{2b} . Causes an upsampling \approx proportional to the max length of a communication chain without delays.
- 3. Executions take at most one clock cycle and a computing unit which starts executing freezes its input data.
- 4. The inter-tick time is bounded; communication delays are bounded.

Problem setting (recall)



The problem: ensuring flow equivalence between LTTA design (top) and strictly synchronous design (bottom).

$$A = \underbrace{N_1 \parallel \ldots \parallel N_n}_{\text{no zero-delay circuit}}, \text{ where } N: \begin{cases} X_k = f(X_{k-1}, u_k^1, \ldots, u_k^p) \\ y_k = g(X_{k-1}, v_k^1, \ldots, v_k^q) \end{cases}$$

where \parallel denotes input-to-output connection; multi-clock encompassed by having a special symbol \perp (stuttering)

from synchronous to Kahn networks with bounded FIFOs



one buffer on each wire, plus one buffer per logical delay



from *n*-safe net with blocking reads, to ...



LTTA with CbS; *m*-FIFOs are implemented by circular tuples of shared memories





Label (2, 1) indicates that queue length is 2, with 1 initial value in the queue.

This information is directly derived from synchronous specif.

Showing systematic translation, with back-pressure



Back-pressure actually not needed here.



Back-pressure needed in part here.

- 1. From synchronous specification, derive:
 - forward buffer size (1 enough if no delay on channel)
 - # of initial tokens in buffer (= delay on channel)
- 2. Derive Marked Graph (MG) with back-pressure; optimize MG by removing unnecessary back-pressure

- 1. From synchronous specification,
- 2. Derive Marked Graph (MG) with back-pressure;
- 3. So far this ensures preservation of flow semantics and absence of buffer overflow.
 - Logical throughput can be statically computed (classical results on MG or Max-+ calculus)
 - Buffer size can be optimized to achieve max logical throughput: integer programming
- 4. {Logical throughput + bounds on inter-tick periods} \implies estimate timed throughput (# reactions by time unit)



- Complete network (no back-pressure needed)
- Every channel has a delay
- $T_{max} = 1.5, T_{min} = 1, \tau_{max} = \tau_{min} = 0.5$



- Complete network (no back-pressure needed)
- Every channel has a delay
- $T_{max} = 1.5, T_{min} = 1, \tau_{max} = \tau_{min} = 0.5$
- token/time-based: no slow-down/slow-down of 5 cycle duration identical in both cases



- Complete network (no back-pressure needed)
- Every channel has a delay
- $T_{max} = 1.5, T_{min} = 1, \tau_{max} = \tau_{min} = 0.5$
- token/time-based: no slow-down/slow-down of 5 cycle duration identical in both cases
- Fault-tolerance considerations: token-based: breakdown of node/link freezes entire net time-based: breakdown of node/link does not propagate



Zooming on fault-tolerance considerations:

token-based: breakdown of node/link freezes entire net

- if main tokens are blocked, then control can only be given to the "skip" tokens
- as a result, no node can update its outputs
- however, counter-measures exist by using timeouts if bounds are known on relative drifts
- time-based: breakdown of node/link does not propagate



Zooming on fault-tolerance considerations:

- token-based: breakdown of node/link freezes entire net
- time-based: breakdown of node/link does not propagate
 - if a processor or a link fails (assuming fail-stop), then a processor that must be active in a considered reaction will do so when its counter reaches zero
 - it then reads its current (non-updated) inputs and operates as usual

Conclusion

- Distributed architectures for control require careful study
 - artifacts
 - modularity
- We have investigated artifacts to discrete systems caused by LTTA
- Since no smoothness argument can work for discrete systems, we have proposed protocols to preserve specification semantics
- On the other hand, smoothness-robustness arguments should work for continuous systems
- What about hybrid systems?