*banner
 

Fault Tree Analysis for the Design Exploration of Fault Tolerant Automotive Architectures
Mark McKelvin, Alberto Sangiovanni-Vincentelli

Citation
Mark McKelvin, Alberto Sangiovanni-Vincentelli. "Fault Tree Analysis for the Design Exploration of Fault Tolerant Automotive Architectures". SAE World Congress and Exhibition 2009, April, 2009.

Abstract
The increasing role of electronics in automotive systems drives the design of fault tolerant architectures. We envision that tool-based automated analysis of such applications will be increasingly necessary for system designers. In this work, we describe a tool flow to support design space exploration of fault tolerant automotive architectures. Within the flow, we describe and apply a self-designed tool that automatically generates a fault tree from a model of an industrial-sized, safety critical automotive control application. The model represents a deployment containing a set of functions that are mapped to a given set of architecture components. The functions implement data acquisition from sensor devices, perform fault management tasks, compute a control law, and issue commands to the actuators. The architecture component abstractions and modeling artifacts include a set of communication links and electronic control units (ECUs) that are distributed throughout the vehicle. In applying our fault tree generation tool, the results of this case study show the implications of an automatic fault tree generation approach in support of design space exploration of fault tolerant architectures.

Electronic downloads

Citation formats  
  • HTML
    Mark McKelvin, Alberto Sangiovanni-Vincentelli. <a
    href="http://chess.eecs.berkeley.edu/pubs/610.html"
    >Fault Tree Analysis for the Design Exploration of Fault
    Tolerant Automotive Architectures</a>, SAE World
    Congress and Exhibition 2009, April, 2009.
  • Plain text
    Mark McKelvin, Alberto Sangiovanni-Vincentelli. "Fault
    Tree Analysis for the Design Exploration of Fault Tolerant
    Automotive Architectures". SAE World Congress and
    Exhibition 2009, April, 2009.
  • BibTeX
    @inproceedings{McKelvinSangiovanniVincentelli09_FaultTreeAnalysisForDesignExplorationOfFaultTolerant,
        author = {Mark McKelvin and Alberto Sangiovanni-Vincentelli},
        title = {Fault Tree Analysis for the Design Exploration of
                  Fault Tolerant Automotive Architectures},
        booktitle = {SAE World Congress and Exhibition 2009},
        month = {April},
        year = {2009},
        abstract = {The increasing role of electronics in automotive
                  systems drives the design of fault tolerant
                  architectures. We envision that tool-based
                  automated analysis of such applications will be
                  increasingly necessary for system designers. In
                  this work, we describe a tool flow to support
                  design space exploration of fault tolerant
                  automotive architectures. Within the flow, we
                  describe and apply a self-designed tool that
                  automatically generates a fault tree from a model
                  of an industrial-sized, safety critical automotive
                  control application. The model represents a
                  deployment containing a set of functions that are
                  mapped to a given set of architecture components.
                  The functions implement data acquisition from
                  sensor devices, perform fault management tasks,
                  compute a control law, and issue commands to the
                  actuators. The architecture component abstractions
                  and modeling artifacts include a set of
                  communication links and electronic control units
                  (ECUs) that are distributed throughout the
                  vehicle. In applying our fault tree generation
                  tool, the results of this case study show the
                  implications of an automatic fault tree generation
                  approach in support of design space exploration of
                  fault tolerant architectures.},
        URL = {http://chess.eecs.berkeley.edu/pubs/610.html}
    }
    

Posted by Mark McKelvin, Jr. on 21 Jul 2009.
Groups: chess chesslocal
For additional information, see the Publications FAQ or contact webmaster at chess eecs berkeley edu.

Notice: This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright.

©2002-2018 Chess