

Computing Needs Time

Edward A. Lee

*Robert S. Pepper Distinguished Professor
UC Berkeley*

Invited Talk:

Distinguished Lecture Series on
Cyber-Physical Systems

Washington University
St. Louis, MO, November 12, 2010

Thanks to:

- *Danica Chang*
- *David Culler*
- *Gage Eads*
- *Stephen Edwards*
- *John Eidson*
- *Jeff Jensen*
- *Sungjun Kim*
- *Isaac Liu*
- *Slobodan Matic*
- *Hiren Patel*
- *Jan Reineke*
- *Jia Zou*


Abstract

Cyber-Physical Systems (CPS) are integrations of computation and physical processes. Embedded computers and networks monitor and control the physical processes, usually with feedback loops where physical processes affect computations and vice versa. The prevailing abstractions used in computing, however, do not mesh well with the physical world. Most critically, software systems speak about the passage of time only very indirectly and in non-compositional ways. This talk examines the obstacles in software technologies that are impeding progress, and in particular raises the question of whether today's computing and networking technologies provide an adequate foundation for CPS. It argues that it will not be sufficient to improve design processes, raise the level of abstraction, or verify (formally or otherwise) designs that are built on today's abstractions. To realize the full potential of CPS, we will have to rebuild software abstractions. These abstractions will have to embrace physical dynamics and computation in a unified way. This talk will discuss research challenges and potential solutions, with particular focus on two projects at Berkeley, PRET (which is developing computer architectures with temporal semantics) and PTIDES (which provides a programming model for distributed real-time systems).

Cyber-Physical Systems (CPS): Orchestrating networked computational resources with physical systems




Avionics




Transportation
(Air traffic control at SFO)

Building Systems




Telecommunications




Instrumentation
(Soleil Synchrotron)

Automotive



E-Corner, Siemens



Daimler-Chrysler

Power generation and distribution



Courtesy of
General Electric


Factory automation



Courtesy of Kuka Robotics Corp.

Lee, Berkeley 3

Military systems:



Courtesy of Doug Schmidt

CPS Example – Printing Press



Bosch-Rexroth

- *High-speed, high precision*
 - *Speed: 1 inch/ms*
 - *Precision: 0.01 inch*
 - > *Time accuracy: 10us*
- *Open standards (Ethernet)*
 - *Synchronous, Time-Triggered*
 - *IEEE 1588 time-sync protocol*
- *Application aspects*
 - *local (control)*
 - *distributed (coordination)*
 - *global (modes)*

Where CPS Differs from the traditional embedded software problem:

- *The traditional embedded software problem:*


Embedded software is software on small computers. The technical problem is one of optimization (coping with limited resources).

- *The CPS problem:*

Computation and networking integrated with physical processes. The technical problem is managing dynamics, time, and concurrency in networked computational + physical systems.

Approaching the CPS Challenge

Physicalizing the cyber (PtC): to endow software and network components with abstractions and interfaces that represent their physical properties, such as dynamics in time.



Cyberizing the Physical (CtP): to endow physical subsystems with cyber-like abstractions and interfaces

A “Success” Story



The Boeing 777 was Boeing’s first fly-by-wire aircraft. It is deployed, appears to be reliable, and is succeeding in the marketplace. Therefore, it must be a success. However...

A “Success” Story



In “fly by wire” aircraft, certification of the software is extremely expensive. Regrettably, it is not the software that is certified but the entire system. If a manufacturer expects to produce a plane for 50 years, it needs a 50-year stockpile of fly-by-wire components that are all made from the same mask set on the same production line. Even a slight change or “improvement” might affect behavior and require the software to be re-certified.

A “Success” Story



Apparently, the software does not specify the behavior that was certified.

Fly-by-wire is about controlling the dynamics of a physical system. It is not about the transformation of data, which is what Turing/Church “computation” does.

A Key Challenge: Timing is not Part of Software Semantics

Correct execution of a program in C, C#, Java, Haskell, etc. has nothing to do with how long it takes to do anything. All our computation and networking abstractions are built on this premise.



Programmers have to step *outside* the programming abstractions to specify timing behavior.

Techniques that Exploit this Fact

- Programming languages
- Virtual memory
- Caches
- Dynamic dispatch
- Speculative execution
- Power management (voltage scaling)
- Memory management (garbage collection)
- Just-in-time (JIT) compilation
- Multitasking (threads and processes)
- Component technologies (OO design)
- Networking (TCP)
- ...


i.e., many of the innovations in CS over the last 40 years.

The software does not specify the behavior.

Consequences:


- **Stockpiling for a product run**
 - Some systems vendors have to purchase up front the entire expected part requirements for an entire product run.
- **Frozen designs**
 - Once certified, errors cannot be fixed and improvements cannot be made.
- **Product families**
 - Difficult to maintain and evolve families of products together.
 - It is difficult to adapt existing designs because small changes have big consequences
- **Forced redesign**
 - A part becomes unavailable, forcing a redesign of the system.
- **Lock in**
 - Cannot take advantage of cheaper or better parts.
- **Risky in-field updates**
 - In the field updates can cause expensive failures.

Abstraction Layers in Common Use




The purpose of an abstraction is to hide details of the implementation below and provide a platform for design from above.

The Same Problem Arises in Networking



The point of these abstraction layers is to isolate a system designer from the details of the implementation below, and to provide an abstraction for other system designers to build on.

In today's networks, timing is a property that emerges from the details of the implementation, and is not included in the abstractions. *Timing is a performance metric, not a correctness criterion.*



How about “raising the level of abstraction” to solve these problems?

But these higher abstractions rely on an increasingly problematic fiction: WCET


Example war story:

Analysis of:

- Motorola ColdFire
- Two coupled pipelines (7-stage)
- Shared instruction & data cache
- Artificial example from Airbus
- Twelve independent tasks
- Simple control structures
- Cache/Pipeline interaction leads to large integer linear programming problem


And the result is valid only for that exact Hardware and software!

Fundamentally, the ISA of the processor has failed to provide an adequate abstraction.



C. Ferdinand et al., "Reliable and precise WCET determination for a real-life processor." EMSOFT 2001.

The Key Problem



Electronics technology
delivers highly reliable and
precise timing...



20.000 MHz (± 100 ppm)

*... and the overlaying software
abstractions discard it.*

```
// Perform the convolution.  
for (int i=0; i<10; i++) {  
    x[i] = a[i]*b[j-i];  
    // Notify listeners.  
    notify(x[i]);  
}
```


The Standard Practice Today: WCET Analysis


Today, we *augment the model* with *minute* details of the *realization*.

(not just application logic, but ISA, how the ISA is realized, what memory technology is used, how much memory of each kind, what I/O hardware is used, exact timing of inputs, etc.)

We can do better!

```
// Perform the convolution.
for (int i=0; i<10; i++) {
    x[i] = a[i]*b[j-i];
    // Notify listeners.
    notify(x[i]);
}
```

Model



Realization

Projects at Berkeley


Time and concurrency in the core abstractions:

- *Foundations*: Timed computational semantics.
- *Bottom up*: Make timing repeatable.
- *Top down*: Timed, concurrent components.
- *Holistic*: Model engineering.

PRET Machines

- **PRE**cision-Timed processors = **PRET**
- **P**redictable, **RE**peatable **T**iming = **PRET**
- **P**erformance *with* **RE**peatable **T**iming = **PRET**

```
// Perform the convolution.  
for (int i=0; i<10; i++) {  
    x[i] = a[i]*b[j-i];  
    // Notify listeners.  
    notify(x[i]);  
}
```



Computing

With time

A Bottom Up Approach: Make Timing a Semantic Property of Computers

Precision-Timed (PRET) Machines

Just as we expect reliable logic operations, we should expect repeatable timing.

Timing precision with performance: Challenges:

- ISAs with timing (deadline instructions?)
- Memory hierarchy (scratchpads?)
- Deep pipelines (interleaving?)
- Predictable memory management (Metronome?)
- Languages with timing (discrete events? Giotto?)
- Predictable concurrency (synchronous languages?)
- Composable timed components (actor-oriented?)
- Multicore PRET (conflict free networks on chip?)
- Precision networks (TTA? Time synchronization?)

See S. Edwards and E. A. Lee, "**The Case for the Precision Timed (PRET) Machine**," in the *Wild and Crazy Ideas* Track of the *Design Automation Conference (DAC)*, June 2007.

Extending an ISA with Timing Instructions

[V1] Best effort:

```
set_time r1, 1s  
// Code block  
delay_until r1
```

[V3] Immediate miss detection

```
set_time r1, 1s  
exception_on_expire r1, 1  
// Code block  
deactivate_exception 1  
delay_until r1
```

[V2] Late miss detection

```
set_time r1, 1s  
// Code block  
branch_expired r1, <target>  
delay_until r1
```

[V4] Exact execution:

```
set_time r1, 1s  
// Code block  
MTFD r1
```


Other variations

[V2]-[V4] could all have a variant that does not control the *minimum* execution time of the block of code, but only controls the *maximum*.

[V2] Late miss detection

```
set_time r1, 1s  
// Code block  
branch_expired r1, <target>  
delay_until r1
```

[V3] Immediate miss detection

```
set_time r1, 1s  
exception_on_expire r1, 1  
// Code block  
deactivate_exception 1  
delay_until r1
```

Exporting the Timed Semantics to a Low-Level Language (like C)

Example:

```
tryin (500ms) {  
  // Code block  
} catch {  
  panic();  
}
```



```
jmp_buf buf;  
  
if ( !setjmp(buf) ){  
  set_time r1, 500ms  
  exception_on_expire r1, 0  
  // Code block  
  deactivate_exception 0  
} else {  
  panic();  
}  
  
exception_handler_0 () {  
  longjmp(buf)  
}
```

This realizes variant 3, “immediate miss detection,” using setjmp and longjmp to handle timing exceptions. setjmp() returns 0 when directly invoked, and returns non zero when invoked by longjmp().

If the code block takes longer than 500ms to run, then exception 0 will be thrown, and the handler code will run longjmp, which will return control flow to setjmp, but returning non zero. The else statement will then be run, causing the panic procedure to be called.

This pseudocode is neither C-level nor assembly, but is meant to explain an assembly-level implementation.

Summary of ISA extensions

- [V1] Execute a block of code taking at least a specified *time* [Ip & Edwards, 2006]
- [V2] Do [V1], and then conditionally branch if the specified *time* was exceeded.
- [V3] Do [V1], but if the specified *time* is exceeded during execution of the block, branch immediately to an exception handler.
- [V4] Execute a block of code taking exactly the specified *time*. MTFD

Variants:

- For V2 – V4, may not impose minimum execution time.
- *Time* may be literal (seconds) or abstract (cycles).

A Bottom Up Approach: Make Timing a Semantic Property of Computers


Make temporal behavior as important as logical function.

Timing precision with performance: Challenges:

- ISAs with timing (repeatable instr. timing? deadline instructions?)
- Deep pipelines (interleaving?)
- Memory hierarchy (scratchpads? DRAM banks?)
- Predictable memory management (Metronome?)
- Languages with timing (discrete events? Giotto?)
- Predictable concurrency (synchronous languages?)
- Composable timed components (actor-oriented?)
- Multicore PRET (conflict-free routing?)
- Precision networks (TTA? Time synchronization?)


Edwards and Lee, "**The Case for the Precision Timed (PRET) Machine,**"
Wild and Crazy Ideas Track, *Design Automation Conference (DAC)*, June 2007.

Pipelining



Hennessey and Patterson, Computer Architecture: A Quantitative Approach, 4th edition, 2007.

Pipeline Hazards



Hennessey and Patterson, Computer Architecture: A Quantitative Approach, 4th edition, 2007.

An Alternative: Pipeline Interleaving

Traditional pipeline:

T0: cmp %g2, 9
 T0: bg, a 40011b8
 T0: add %i1, %i2, %i3

t	t+1	t+2	t+3	t+4	t+5	t+6	t+7	t+8	t+9	t+10	t+11
F	D	R	E	M	W						
	F	D	D	D	R	E	M	W			
				F	F	D	R	E	M	W	

Stall pipeline

Dependencies result in complex timing behaviors

Thread-interleaved pipeline:

T0: cmp %g2, 9
 T1: add %o0, %g1, %g2
 T2: sub %g1, %g2, %g1
 T3: bn 430011a0
 T4: ld [%fp + -12], %g1
 T5: cmp %g1, 4
 T0: bg, a 40011b8
 T1: cmp %g1, 4


t	t+1	t+2	t+3	t+4	t+5	t+6	t+7	t+8	t+9	t+10	t+11
F	D	R	E	M	W						
	F	D	R	E	M	W					
		F	D	R	E	M	W				
			F	D	R	E	M	W			
				F	D	R	E	M	W		
					F	D	R	E	M	W	
						F	D	R	E	M	W
							F	D	R	E	M

Repeatable timing behavior of instructions

Pipeline Interleaving

An old idea:

- 1960s:
 - CDC 6600
 - Denelcore HEP
- ...
- 2000s
 - Sandbridge Sandblaster (John Glossner, et al.)
 - XMOS (David May, et al.)



Lee and Messerschmitt, Pipeline Interleaved Programmable DSPs, ASSP-35(9), 1987.

There are various detractors. See Ungerer, T., B. Robic and J. Silc (2003). "A survey of processors with explicit multithreading." Computing Surveys 35(1): 29-63.

Projects at Berkeley


Time and concurrency in the core abstractions:

- *Foundations*: Timed computational semantics.
- *Bottom up*: Make timing repeatable.
- *Top down*: Timed, concurrent components.
- *Holistic*: Model engineering.

A Top Down Approach:


Make Timing a Semantic Property of Software Components

PTIDES: Distributed execution under discrete-event semantics, with “model time” and “real time” bound at sensors and actuators.




This device was designed by Jeff Jensen, now at National Instruments.


First Test Case




- *Tunneling Ball Device*
 - *sense ball*
 - *track disk*
 - *adjust trajectory*



Tunneling Ball Device in Action






T





Tunneling Ball Device

Mixed event sequences





Second Test Case: Distributed Synchronphasor Measurement & Control



Synchrophasor data: $\theta_1, V_1, I_1, \theta_{V11}$
Power factor: $\cos(\theta_{V11})$

Power swing and Unstability detection



Synchrophasor data: $\theta_2, V_2, I_2, \theta_{V12}$
Power factor: $\cos(\theta_{V12})$

*Thanks to
Vaselin Skendzic,
Schweitzer Engineering*


Experiment Diagram

Grid emulator built with National Instruments PXI

'Primary Measurement Unit (PMU) built with Renesas demo boards with DP83640

Ethernet bridge or 1588 boundary/transparent clock

Synchrophasor Vector Processing unit (SVP) built with Renesas demo board with DP83640



Thanks to Vasin Skendzic, Schweitzer Engineering

Distributed PTIDES Relies on Network Time Synchronization with Bounded Error

Press Release October 1, 2007



NEWS RELEASE

For More Information Contact

Media Contact

Naomi Mitchell
National Semiconductor
(408) 721-2142
naomi.mitchell@nsc.com

Reader Information

Design Support Group
(800) 272-9959
www.national.com

Industry's First Ethernet Transceiver with IEEE 1588 PTP Hardware Support from National Semiconductor Delivers Outstanding Clock Accuracy

Using DP83640, Designers May Choose Any Microcontroller, FPGA or ASIC to Achieve 8- Nanosecond Precision with Maximum System Flexibility




This may become routine!

With this PHY, clocks on a LAN agree on the current time of day to within 8ns, far more precise than older techniques like NTP.

A question we are addressing at Berkeley: How does this change how we develop distributed CPS software?


An Extreme Example: The Large Hadron Collider

The WhiteRabbit project at CERN is synchronizing the clocks of computers 10 km apart to within about 80 psec using a combination of IEEE 1588 PTP and synchronous ethernet.



More Generally than PTIDES: *Rethinking Software Components to Admit Time.* Object Oriented vs. Actor Oriented


The established: Object-oriented:



What flows through an object is sequential control

Things happen to objects

The alternative: Actor oriented:



Actors make things happen

What flows through an object is evolving data

Examples of Actor-Oriented Systems

- UML 2 and SysML (activity diagrams)
- ASCET (time periods, interrupts, priorities, preemption, shared variables)
- Autosar (software components w/ sender/receiver interfaces)
- Simulink (continuous time, The MathWorks)
- LabVIEW (structured dataflow, National Instruments)
- SCADE (synchronous, based on Lustre and Esterel)
- CORBA event service (distributed push-pull)
- ROOM and UML-2 (dataflow, Rational, IBM)
- VHDL, Verilog (discrete events, Cadence, Synopsys, ...)
- Modelica (continuous time, constraint-based, Linkoping)
- OPNET (discrete events, Opnet Technologies)
- SDL (process networks)
- Occam (rendezvous)
- SPW (synchronous dataflow, Cadence, CoWare)
- ...

The semantics of these differ considerably in their approaches to concurrency and time. Some are loose (ambiguous) and some rigorous. Some are strongly actor-oriented, while some retain much of the flavor (and flaws) of threads.

Ptolemy II: Our Laboratory for Experiments with Actor-Oriented Design


Programs are specified as actor-oriented models, and software is synthesized from these models.

Director from a library defines component interaction semantics

Software component library.

Modern type system for component interfaces

Visual editor for composing components



Conclusions


Today, timing is a property only of *realizations* of computational systems.

Tomorrow, timing will be a semantic property of computational *models*.

Raffaello Sanzio da Urbino – The Athens School



The Ptolemy Pteam





Introduction to Embedded Systems

A Cyber-Physical Systems Approach

Edward Ashford Lee
Sanjit Arunkumar Seshia

UC Berkeley

Edition 1.0

<http://LeeSeshia.org>

**New Text: Lee & Seshia:
Introduction to Embedded
Systems - A Cyber-Physical
Systems Approach**

<http://LeeSeshia.org/>

This book strives to identify and introduce the durable intellectual ideas of embedded systems as a technology and as a subject of study. The emphasis is on modeling, design, and analysis of cyber-physical systems, which integrate computing, networking, and physical processes.