Deploying formal in a simulation world

VIGYAN SINGHAL OSKI TECHNOLOGY




Formal from different vantage points



University Researcher (4 yrs 1991-1995) (UC Berkeley)

Goal: advance stateof-the-art



Semiconductor tool user (6 yrs 2005-2011) (Oski)

Goal: optimize \$ and time-to-market

EDA tool developer (10 yrs 1995-2005) (Cadence, Jasper)

Goal: build competitive tools

Formal in academia



- Goal: advance state-of-the-art
- Areas of concern
 - Temporal logics (CTL, CTL*, PLTL)
 - Fairness and ω -automata
 - Complexity

3

- Known: CTL Model checking linear time complexity (size of FSM)
- Proved: CTL model checking PSPACE-complete (size of design)
- Time to returns: almost infinite
- Anecdote: "model check a 9-state FSM at Motorola"

2/2/2012

Formal in EDA company



- Goal: build competitive tools
- Areas of concern
 - Verilog/SystemVerilog parsing
 - User interface and GUI
 - Property synthesis: PSL and SVA
- Time to returns: 4-5 years
- Anecdote: "lost an eval at Intel because tool ran for 28 days"

Formal in semiconductor industry



- Goal: optimize \$ and time-to-market
- Areas of concern
 - Verification planning
 - Metrics to measure progress, and when we are done
 - Integrate simulation and formal planning and results
 - Abstraction (and reductions) are key to making formal productive
- Time to returns: 3-6 months


5

Anecdote: "how did you miss a bug on a formally verified block?"

Types of post-silicon flaws



Verification is the still the largest problem








October 2010

* excluding analog




- Gate-level formal (equivalence checking)
 - Then (1993): Chrysalis; Now: Cadence (Verplex), Synopsys
- RTL formal (model checking)
 - Then (1994): Averant, IBM; Now: Jasper, Mentor (0-In)

Formal tool usage in industry




- Around for 20 years
- Expectations has been set high
 - Low efforts for constraints
 - Tools run fast enough
- Expectations have been set low
 - Only verify local assertions
 - No End-to-End proofs
- Perception: low !/\$
- Training and staffing
 - Few places to learn formal application
 - Single user should not do both formal and simulation



Tradeoffs in design flow






2/2/2012

Biggest challenges needing solutions



• Verification management and coverage



Wilson Research Group and Mentor Graphics 2010 Functional Verification Study, Used with permission.

Achieving verification closure






Where to apply model checking




"Control", "Data Transport" designs

- Arbiters of many kinds
- Interrupt controller
- Power management unit
- Credit manager block
- Tag generator
- Schedulers



- Memory Controller
- DMA controller
- Host bus interface
- Standard interfaces (PCI Express, USB)
- Clock disable unit




Multiple, concurrent streams Hard to completely verify using simulation "10 bugs per 1000 gates" -Ted Scardamalia, IBM

2/2/2012



"Data transform" designs


- Floating point unit
- Graphics shading unit
- Inverse quantization
- Convolution unit in a DSP chip
- MPEG decoder
- Classification search algorithm
- Instruction decode



Single, sequential functional streams "2 bugs per 1000 gates" -Ted Scardamalia, IBM

Formal (MC, SEC*) and simulation strengths Oski

* SEC = Sequential Equivalence Checking (RTL vs C model)



How perfect does formal have to be?






Not all bugs need to found/fixed

Graphic: MacGregor Marketing

- Formal does not need to find the last bug
- Usually bounded proofs are good enough (if bound is good enough!)
- Formal has to be more cost-effective than the alternative


Bug-fix cost rises exponentially






Verification manager's dashboard






Runtime status




2/2/2012

A simulation testbench














- Checkers
- Constraints
- Complexity
 - (using Abstraction Models)

• ... and Coverage (to measure completeness of formal)

Traditional formal verification

- Usually based on Local Checkers:
 - 1. RTL assertions
 - 2. Interface assertions
- Useful for bug hunting
 - Not for finding all/most bugs, or as replacement for simulation effort
- For replacing simulation, need End-to-End Checkers
- Run into complexity barrier
 - For medium- or large-sized designs, run into state space explosion
 - Without Abstraction Models, cannot scale complexity

21 OSKI TECHNOLOGY CONFIDENTIAL





RTL assertions

2/2/2012

DDR2


AVIP

Checkers (End-to-End)

22




- For End-to-End formal verification, less than 5% of Checker code is SVA; rest is SV or Verilog
 - (Synthesizable) Reference model is typically as big an effort as the RTL










Complexity – function of Cone-of-Influence




- One coarse measure of Complexity
 - number of flops/memory bits in the Cone-of-Influence of the Checker



State space complexity





Abstractions (to manage complexity)




- An "Abstraction" of a design is a design that has a superset of the design behavior
- Useful to overcome complexity barriers
 - Smaller Cone-of-Influence
 - Shallower search space
 - Ability to skip long initialization sequences
- Cannot give a false positive
- Can give a false negative (Fail), but...
 - You get a trace to determine the reason for the negative


Complexity (and Abstractions)



- Effect of abstractions:
 - Reduces state space
 - Adds state transitions
 - Adds Reset states



Overcoming complexity with Abstractions




Examples of Abstractions



- Allow DUT to reset to a deep state
 - BANKS_IDLE state for a memory controllers (skips thousands of clocks of initialization)
- Replace memory by a memory model tracking a specific Byte of a specific Beat of a specific Transaction
 - 13th transaction, 243rd beat, 1st Byte
- Replace a Tag Generator by an abstract model
 - Reduce sequential depth by tracking specific value
 - Example in the next few slides...

Example: PCIe Transaction Layer






- 128-bit datapath
- 8 VCs
- History, policy-dependent DRR scheduler
- Conf responses arbitrated with TLPs and FC DLLPs
- Tx, Rx Buffers can store multiple TLPs (upto 32kb each)

Abstraction for Tag Allocator






- Pick an arbitrary, but fixed tag: e.g. tag #79
- Replace Tag Allocator by a two-state Abstraction:
 - HAS_79 (H): models that Tag_Allocator has tag #79
 - DOESNOT_HAVE_79 (D): Tag Allocator does not have #79

Abstraction for Tag Allocator





- A. Use Tag Allocator Abstraction (DUT = Design with abstracted TA)
 - Add constraints
 - 1. (state == H) |-> (!empty);
 - 2. (state == D) |-> (tag_out != 79);
 - Add assertions:
 - 1. (state == H) |-> (tag_return != 79);
 - 2. (state == D) |-> Tag #79 is eventually returned
- B. Prove Tag Allocator Abstraction (DUT = Tag Allocator RTL)
 - Reverse constraints and assertions (e.g. prove no tags leak)
 - Can be a sequentially long, but on a tiny DUT
- 32 OSKI TECHNOLOGY CONFIDENTIAL

Abstraction Model




- Other example of Abstraction Models:
 - Localization
 - Datapath
 - Memory
 - Sequence
 - Counter
 - Floating pulse
- Without Abstraction Models:
 - On most interesting designs, formal tools do not search far enough

Verification closure with formal and simulation OSKI TECHNOLOGY, INC.


Unique Methodology. Highest Coverage. Fastest Time to Market.








Equivalent RTL






35 OSKI TECHNOLOGY CONFIDENTIAL

2/2/2012

Input Coverage: line/expression coverage



2/2/2012

STG coverage vs code coverage




```
input a;
reg b;
reg [1:0] st;
always @(posedge clk or negedge rst)
if (~rst) st <= 2'b00;
else case( st )
    2'b00: if (~a) st <= 2'b01;
    2'b01: st <= 2'b10;
    2'b10: if (a) st <= 2'b00;
    endcase
```

```
always @(posedge clk or negedge rst)

if (~rst) b <= 1'b0;

else if (~a | b) b <= 1'b0;

else b <= 1'b1;
```









```
input a;
reg b;
reg [1:0] st;
always @(posedge clk or negedge rst)
if (~rst) st <= 2'b00;
else case( st )
    2'b00: if (~a) st <= 2'b01;
    2'b01: st <= 2'b10;
    2'b10: if (a) st <= 2'b00;
endcase</pre>
```

```
always @(posedge clk or negedge rst)
if (~rst) b <= 1'b0;
else if (~a | b) b <= 1'b0;
else b <= 1'b1;</pre>
```



Coverage-driven simulation methodology Oski




Coverage for hardware designs



- Trivial to get to 60-70% code coverage
- 100% line/expression coverage often required for tapeouts
 - Manual waivers are allowed
- NVIDIA SNUG 2011 paper
 - 270 man weeks to do waiver analysis for one design
 - 180 man weeks to write missing tests

Coverage closure phases






41 OSKI TECHNOLOGY CONFIDENTIAL

2/2/2012


Coverage database collection





Coverage database collection





Coverage is not the be-all and end-all





"The perfect is the enemy of good" -Voltaire (1772)

- Coverage is not perfect
 - Bugs are missed even with 100% coverage
- But...
 - Helps measure progress
 - Helps identify blind-spots



- "Have I verified enough input sequences" (Input coverage)
- "Is my set of checkers complete enough" (Observable coverage)
- Same two notions apply for both simulation AND formal
 - Bounded model checking (BMC) is the most used formal technique



Coverage reporting

🕙 ICC Report: uncover_html - Mozilla Firefox EN English (United States) Elle Edit View History Bookmarks Tools Help ICC Report: uncover_html + 🟫 - C 🚼 - Google File:///C:/Documents and Settings/darrow/Desktop/uncover/uncover_html/dir_1/summ_0_t1.html *P* 🔒

Coverage Summary Report, Instance-Based

Top Level Summary

Instance name: mic Module/Entity name: mic

Total	Block	Expression	Toggle	FSM	Assertion	Name
82%	95% (172/180)	100% (3/3)	96% (2929/3056)	100% (24/24)	20% (1/5)	Cumulative
97%	No Items	No Items	97% (412/424)	No Items	No Items	Self

Coverage of immediate sub-instances:

Total	Block	Expression	Toggle	FSM	Assertion	Name
98%	100% (73/73)	No Items	96% (2032/2121)	No Items	No Items	mic_fifo_0
58%	91% (29/32)	No Items	82% (52/63)	No Items	0% (0/2)	mic_arb_0
75%	96% (50/52)	100% (3/3)	79% (19/24)	100% (24/24)	0% (0/2)	fifo_state_0
85%	70% (7/10)	No Items	100% (264/264)	No Items	No Items	mux8_0
97%	100% (8/8)	No Items	92% (100/109)	No Items	100% (1/1)	memctl_0
99%	100% (5/5)	No Items	98% (50/51)	No Items	No Items	sram_0

× Find: formal 👃 Next 👚 Previous 🖌 Highlight all 🔲 Match case

🌋 Skart 📔 🖸 🕼 💱 💆 👩 🐡 📔 🚱 Inbox - Microsoft Outlook 🛛 🕘 ICC Report: uncover 🔤 RE: [Broadcom DVT] Ass... 🔛 DAC Skaff Registration I... 🔂 C:(Documents and Settin...)

Desktop 🎽 100% 🗍 🌊 < 🛒 🕞 5:58 PM

OSKI TECHNOLOGY CONFIDENTIAL 46

_ 8 ×

Legend and Help

Coverage reporting



sew Help	•	180 - Sm	ician A	etricz Center Inerga _w tepl	caden	
ew netp					Lagenc	
Instance			_			
	and the second				0.001 0024	
				7.448 Local Block Grade: 🚃 92.518 Local Espression Grade: 🚃		
Block ((92.31%) 📔 🔛 Expression (100%) [📴 Toggi	e (100%)	<u>).</u>		
BLOCKS			10110	SOURCE OF SE Block1	6	
Testano production in the	with Branches C Branches	and the second se	0 -	1003.0		
indez.	Block Type	Line Score	Yo f	7 always @(posedge clk or negedge rst) 8 @ beain		
i dh	toge black	já (5) z (100	9: 1f. (-rst_)		
	true part of	10 2 2		10 o begin		
3	false part of	14 🛃 2		12 sm <= RED; 12 cmd		
4	a care term of	16 🛃 2		12 end 13 else		
8	true part of	15 2		14 9 begin	1	
6	false part of	10 2 2		15 case(s#)		
T	true part of	20 6 2	- 1	15 © RED: Begin	8	
8	a case here of	22 🔂 2		17 1f (a) 18 © Sh <= GREEN;	1	
9	true part of	24 🛛 🛃 1		19 6 else 17 (b)		
10	false part of	25 🛃 2	_	20 o sa YELLOW;	3	
11	true part of	26 🛃 1		21 end 22 © ORFEX: begin		
12	a case term of	25 🛃 1	_ 1	23 1f (a)		
13	true part of	30 0 00	_	24 0 SP <= RED;	and the second	
				25 0 else 1f (b)	1	
				26 0 se <= YELLOW; 27 end	-	
				28 • VELLOW: begin		
				29 1f (a)		
				30 O SE de RED;	-	
				31 end	1.	
10000				Q diatch Case	- 16 - C	
			1.01	The second secon		
Shawing 13	Itedis		0.660	ATTERUTES OF 🛸 Block1	0 - A	
	Weetf1/export/home/itw/bgov	and the second strength and the second	ACCOUNT OF A		🔒 Messagi	

47 OSKI TECHNOLOGY CONFIDENTIAL






- Are my Checkers complete?
- Are my Constraints complete?
- Is my Complexity strategy complete?

Formal coverage (depth = 1)



```
input a;
reg b;
reg [1:0] st;
always @(posedge clk or negedge rst)
if (~rst) st <= 2'b00;
else case( st )
    2'b00: if (~a) st <= 2'b01;
    2'b01: st <= 2'b10;
    2'b10: if (a) st <= 2'b00;
endcase
```

```
always @(posedge clk or negedge rst)
if (~rst) b <= 1'b0;
else if (~a | b) b <= 1'b0;
else b <= 1'b1;</pre>
```







- Constraints: Environment may be over-constrained
 - Intentional: avoided some hard to model or verify input combinations
 - Unintentional: bugs in constraints; forgot to remove intentional over-constraints
- Complexity: All checkers are verified up to proof depth N
 - Any target, not reachable in N clocks, is not covered
- Checkers: does not verify completeness of Checkers
 - No different than simulation!

Coverage database collection






Formal coverage integrated with simulation Oski




Formal code coverage methodology





Observable Coverage (using mutations)






Mutant for line#6

OSKI TECHNOLOGY CONFIDENTIAL

54

Observable Coverage for formal





Mutant for line#6



- Formal Coverage must fit with Simulation Coverage
 - Same metrics, same meaning

- Formal verification in practice:
 - BMC is the primary workhorse of practical formal verification
 - Checkers are complex Verilog, simple SVA
 - Abstraction Models are key to increasing formal coverage

Thanks



- Adnan Aziz
- Sandesh Borgaonkar
- Richard Boulton
- Choon Chng
- Harry Foster
- Vineet Gupta
- Anton Lopatinsky
- Deepak Pant
- Philippa Slayton
- Shashidhar Thakur

Contact email: vigyan@oskitech.com