Precision Timed Infrastructure

IHI Meeting

February 20, 2013

David Broman broman@eecs.berkeley.edu UC Berkeley and Linköping University



PRET Infrastructure at Berkeley Jian Cai Hokeun Kim

David Broman Edward A. Lee Aviral Shrivastava Chris Shaver Yooseong Kim Michael Zimmer

PRET Machine Collaborators and Alumni

Steven A. Edwards Isaac Liu Jeff Jensen Sungjun Kim

Slobadan Matic Hiren Patel

Jan Reineke Sanjit Seshia Jia Zou

A Story...



Fly-by-wire technology controlled by software.

Safety critical → **Rigorous validation and certification**



They have to purchase and store microprocessors for at least 50 years production and maintenance...

Why?

Apparently, the <u>software</u> does not specify the behaviour that has been validated and certified!

2

broman@eecs.berkeley.edu

Timing is not part of the software semantics

<u>Correct execution</u> of programs (e.g., in C, C++, C#, Java, Scala, Haskell, OCaml) has nothing to do with how long time things takes to execute.





Timing Dependent on the Hardware Platform



Timing is independent of the hardware platform (within certain constraints)

What is Precision Timed (PRET) Infrastructure?

broman@eecs.berkeley.edu

4

A vision of making time first class citizen in both software and hardware.

PRET Infrastructure

- PRET Language (Language with timing semantics)
- PRET Compiler (Timing aware compilation)
- **PRET Machine (Computer Architecture)**



broman@eecs.berkeley.edu

Focus on cyber-physical systems with real-time constraints



6 Languages with timing semantics					
Modeling Languages	Simulink/ Stateflow (Mathworks)	Modelica (Modelica Associations)	Ptolemy II (Eker et al., 2003)	Giotto (Henzinger, Horowitz,) and Kirsch, 2003)	Modelyze (Broman and Siek, 2012)
Programming Languages	Real-time Concurrent C (Gehani and Ramamritham, 1991)			RET-C ndalam et al., 2009)	



The assembly languages for todays processors lack the notion of time

Precision Timed Machine

Rethink the ISA

Timing has to be a *correctness* property not only a *performance* (quality) property

PRET Machine

- · Repeatable and predictable execution time
- Repeatable memory access time
- Timing instructions for handling missed deadline detection



7







