




Compositionality in system design: interfaces everywhere!

Stavros Tripakis
UC Berkeley





Computers as parts of cyber-physical systems





“~98% of the world’s processors are not in PCs but are embedded”

“a premium car today has:


- ~80 computers (ECUs – Electronic Control Units)
- ~100 million lines of code”

Future: smart cars on smart roads, smart power grids, smart hospitals, smart cities, ...



Languages & tools for CPS


Simulink




Key concepts:

- reactive behavior
- concurrency
- timing
- I/O
- ...

Modelica / Dymola




LabVIEW



Key capabilities:


- **simulation**
- **code generation**
- **verification**




SCADE

Vision

- These modeling languages of today will become the **system-programming** languages of tomorrow




**system
compiler**




**Complex
execution platforms:
networked, distributed,
multicore, ...**

**Rich languages:
concurrency, time,
robustness, reliability,
energy, security, ...**






**Powerful analyses:
model-checking, WCET analysis, schedulability,
performance analysis, reliability analysis, ...**

Model-Based Design



How to describe what we want?


How to be sure that this is what we want?



How to build it?
Automatically
Correct-by-construction


Compositional Model-Based Design

Industry: "system integration is key"




How to describe systems modularly?

How to check properties in a compositional way?




Modeling
Analysis
Synthesis
Compositionality, modularity



How to synthesize parts of the system independently?

This talk: interfaces

- Interface synthesis
- Interface theories





This talk

- **Interface synthesis**

- joint with R. Lubliner, C. Szegedy, E. Lee, M. Geilen, B. Rodiers, D. Bui


- Interface theories

Hierarchy




model = tree of sub-models

Hierarchy in block diagrams



Hierarchy in block diagrams




**Modularization:
hide details, master complexity**

Hierarchy benefits

Total number of blocks: ~100

Max. number at any level: ~6




model = tree of sub-models

Can we exploit this hierarchy beyond syntax?

- Can we reuse a submodel?
- Can we treat it as a “black box”?
- Can we build model libraries?

Surprisingly, the answer is often “no” even in state-of-the-art tools


Modular compilation



Enables incremental compilation, IP protection, ..., and libraries!

Modular code generation

Can we do the same for system-design languages?



automatic
code
generation



```
initialize state;  
while (true) do  
  await clock tick;  
  read inputs;  
  compute;  
  write outputs;  
  update state;  
end while;
```


Code for
block A

```
initialize state;  
while (true) do  
  await clock tick;  
  read inputs;  
  compute;  
  write outputs;  
  update state;  
end while;
```

Code for
block B

Code
(C, C++, Java, ...)


Standard code generation: “monolithic”



```
P.fire(x1, x2) returns (y1, y2)
{
    y1 := A.fire( x1 );
    y2 := B.fire( x2 );

    return (y1, y2);
}
```


Problem with “monolithic” code




```
P.fire(x1, x2) returns (y1, y2);
```

Problem with “monolithic” code

False I/O dependencies

=>

code not usable in some contexts



Parallel composition of functions is not a function!

`P.fire(x1, x2) returns (y1, y2);`

Brief Simulink demo

The image displays a Simulink environment with several windows and a taskbar. The top window, titled 'simulink_NOK', shows a 'Block error' message: 'Direct feedback connections involving nonvirtual subsystem 'simulink_NOK/CodeReuseSubsystem' are not allowed'. Below the message is a table with columns: Message, Source, Reported By, and Summary. The error details are: Message: Block error, Source: CodeReuseSubsystem, Reported By: Simulink, Summary: Direct feedback connections involving nonvirtual subsystem 'simulink_NOK/CodeReuseSubsystem' are not allowed. Below the message is a text box with the same error text and an 'Open' button.

The middle-left window, titled 'simulink_NOK/CodeReuseSubsystem', shows a block diagram with two parallel paths. The top path has an input block '1 In1', a gain block '1 Gain', and an output block '1 Out1'. The bottom path has an input block '2 In2', a gain block '2 Gain1', and an output block '2 Out2'.


The bottom-left window, titled 'simulink_NOK', shows a block diagram where a 'Constant' block with value '2' is connected to the 'In1' and 'In2' ports of the 'CodeReuseSubsystem' block. The 'CodeReuseSubsystem' block has two outputs, 'Out1' and 'Out2', which are connected to a 'Scope' block.

The bottom-right window, titled 'simulink_OK', shows a block diagram where a 'Constant' block with value '2' is connected to the 'In1' port of a 'Gain' block and the 'In2' port of a 'Gain1' block. The outputs of both gain blocks are connected to a 'Scope' block.

The taskbar at the bottom shows the Start button, several application icons, and the following open windows: Compose..., ~/Travel/2..., Inbox - Mo..., MATLAB 7..., simulink_..., simulink_OK, Engine Spe..., sldemo_e..., throttle de..., Help, simulink_NOK/C..., Scope, EngineSpeed, sldemo_engine..., SimulationInputs, simulink_NOK, file:/C:/cygwin/..., and Microsoft Power... The system clock shows 19:35:56 PM on 6/26/2012.

Solution: non-monolithic code


A Mealy machine with multiple output functions



```
P.fire1( x1 ) returns y1 {  
    return A.fire( x1 );  
}
```

```
P.fire2( x2 ) returns y2 {  
    return B.fire( x2 );  
}
```



Non-monolithic interface



```
P.fire1( x1 ) returns y1 ;
```



```
P.fire2( x2 ) returns y2 ;
```

Non-monolithic interface




Non-monolithic interface

interface does not restrict usage




Bottom-up interface synthesis




Given interfaces for sub-blocks A, B, C, compute interface for composite block P.


Simple non-monolithic interface



What about more complex diagrams?




what about this?



or this?


Interface synthesis for block diagrams = graph clustering




block diagram

interface

How it's done




How it's done




How it's done



clustering





How it's done



Different clusterings => different interfaces



A **non-monolithic** interface for P



A **monolithic** interface for P


trade-off: interface size vs. reusability

Different clustering algorithms = different tradeoffs

Clustering method	Complexity	Achieves maximal reusability?	Achieves minimal interf. size?	Modularity bound?	Achieves minimal code size?
“step-get”	Polynomial	No	Almost	≤ 2 functions	Yes
“dynamic”	Polynomial	Yes	Yes	$\leq N+1$ functions*	No
“disjoint”	NP-complete	Yes	Yes	?	Yes
“greedy”	Polynomial	Yes	No	?	Yes

* N = number of block outputs


Bottom-up interface synthesis = automatic abstraction



Efficient + provably optimal


Interfaces for multirate models

Block A fires every 3 rounds




When does P need to fire?
 $\text{GCD}(3,2) = 1$: over-approximation
 too conservative



Interface enriched with
 deterministic unary automata




Interfaces for dataflow models




Interfaces for dataflow models



monolithic interface





original model does not deadlock



**monolithic interface
=> deadlocks!**

Interfaces for dataflow models



SDF++ :

- shared FIFOs
- but deterministic!


Non-monolithic interface for P
(generated automatically)

This talk



- Interface synthesis
- **Interface theories**
 - joint with B. Lickly, T. Henzinger, E. Lee, M. Geilen, M. Wiggers, C. Stergiou, M. Broy

Incremental design

A “steer-by-wire” system:




Incremental design



Incremental design



How to ensure properties are preserved?




Interface theories [Alfaro, Henzinger, et al.]

- **Interface** = component abstraction
- Interface **composition**: $A \bullet B = C$
- Interface **refinement**: $A' \leq A$
- Theorems:

(1) If $A' \leq A$ and A satisfies P then A' satisfies P .

(2) If $A' \leq A$ and $B' \leq B$, then $A' \bullet B' \leq A \bullet B$.

Substitutability




- (1) If $A' \leq A$ and A satisfies P then A' satisfies P .
(2) If $A' \leq A$ and $B' \leq B$, then $A' \bullet B' \leq A \bullet B$.

$Z \leq B$ and (1) and (2) \Rightarrow substitutability

Which interface theories for CPS?

- Synchronous relational interfaces
 - Functional properties (correctness)




- Actor interfaces
 - Performance properties (throughput, latency, ...)

Which interface theories for CPS?

– Synchronous relational interfaces


- Functional properties (correctness)



– Actor interfaces

- Performance properties (throughput, latency, ...)

Interfaces for correctness



- Akin to “behavioral types” [Liskov et al]


Interfaces for correctness: stateful (dynamic) interface




Static interface:
(holds at every round)

$$\begin{aligned} & \neg(\text{empty} \wedge \text{full}) \\ & \quad \wedge \\ & \neg(\text{write} \wedge \text{read}) \\ & \quad \wedge \\ & \text{empty} \Rightarrow \neg \text{read} \\ & \quad \wedge \\ & \text{full} \Rightarrow \neg \text{write} \end{aligned}$$

Dynamic (state-dependent) interface:



Interfaces for correctness: compatibility checking = type checking




$$\boxed{x_2 \geq 0} \not\Rightarrow \boxed{x_2 \neq 0 \wedge (x_1 > 0 \wedge x_2 > 0 \Rightarrow y > 0)}$$

Type error!


Can be checked using SAT/SMT solvers

Interfaces for correctness: interface synthesis = type inference



**Automatically
synthesized
constraint**

Interface synthesis: “demonic” vs. standard composition



Standard:
$$\phi := \phi_1 \wedge \phi_2$$

“Demonic”:

$$\phi := \phi_1 \wedge \phi_2 \wedge (\forall y : \phi_1 \Rightarrow \underbrace{in(\phi_2)}_{\text{wp}(\phi_1, in(\phi_2))})$$

$$in(\phi_2) := \exists z : \phi_2$$

Interfaces for correctness: refinement

$$\phi' \leq \phi$$

def

$$in(\phi) \Rightarrow in(\phi')$$

$$(in(\phi) \wedge \phi') \Rightarrow \phi$$

Interfaces for correctness: refinement

$$in(\phi) \Rightarrow in(\phi')$$

$$(in(\phi) \wedge \phi') \Rightarrow \phi$$

- Weaker than Liskov-Wing behavioral subtyping:

$$in(\phi) \Rightarrow in(\phi')$$

$$\phi' \Rightarrow \phi$$

Main results

- Preservation of refinement by composition (parallel, serial, restricted feedback):

If $A' \leq A$ and $B' \leq B$, then $A' \bullet B' \leq A \bullet B$.


- Refinement \Leftrightarrow substitutability:

A' can replace A in any context iff $A' \leq A$.

“full abstraction”:
refinement not stronger than necessary

Which interface theories for CPS?

- Synchronous relational interfaces
 - Functional properties (correctness)




- Actor interfaces

- Performance properties (throughput, latency, ...)


Interfaces for performance

- Relations between I/O **timed event streams**
 - No values associated with events




Interfaces for performance refinement: “the earlier the better”

deterministic delay:



\vee

nondeterministic delay:




- vs. standard refinement = inclusion of behaviors = implementations more deterministic than specs

What it buys us


time-deterministic model

easier to analyze, verify, ...



preserves worst-case performance (throughput, latency)

VI




time-nondeterministic system

Conclusions



- **Interfaces** = abstractions of components
 - Keep necessary information, hide the rest
- No unique, one-size-fits-all interface model / theory
- General principles:
 - Bottom-up interface synthesis for hierarchical languages
 - **Refinement** for incremental design

Thank you

- Questions?



**System
Compiler**



Richer languages:
concurrency, time,
robustness, reliability,
energy, security, ...

more complex
execution platforms:
networked, distributed,
multicore, ...

more powerful analyses:
model-checking, WCET analysis, schedulability,
performance analysis, reliability analysis, ...