References

1

The Standard Perfomance Evaluation Corporation, 1996. http://www.specbench.org.

2

Anonymous et al., ``A Measure of Transaction Processing Power,'' Datamation, Apr. 1985.

3

P. M. Chen and D. A. Patterson, ``A New Approach to I/O Performance Evaluation - Self-scaling I/O Benchmarks, Predicted I/O Performance,'' ACM Transactions on Computer Systems, 12:4, Nov. 1994.

4

D. Bailey, J. Barton, T. Lasinski, and H. Simon, ``The NAS Parallel Benchmarks,'' Tech. Rep. RNR-91-002, NASA Ames Research Center, Aug. 1991.

5

M. Barry et al., ``The PERFECT Club: Effective Performance Evaluation of Supercomputers,'' in Intl. J. Supercomputing Appl., Dec. 1989.

6

S. T. Cheng, ``Compiling Verilog into Automata,'' Tech. Rep. UCB/ERL M94/37, Electronics Research Lab, Univ. of California, Berkeley, CA 94720, May 1994.

7

Robert K. Brayton et al., ``VIS: A System for Verification and Synthesis,'' in Proc. of the 8th International Conference on Computer Aided Verification, vol. 1102 of Lecture Notes in Computer Science, pp. 428-432, Springer-Verlag, 1996.

8

R. Bryant, ``Graph-based Algorithms for Boolean Function Manipulation,'' IEEE Trans. Computers, vol. C-35, pp. 677-691, Aug. 1986.

9

D. E. Long, ``ROBDD Package,'' (Carnegie Mellon University, Pittsburgh), Nov. 1993.

10

J. V. Sanghavi, R. K. Ranjan, R. K. Brayton, and A. Sangiovanni-Vincentelli, ``High Performance BDD Package Based on Exploiting Memory Hierarchy,'' in Proc. of the Design Automation Conf., pp. 635-640, June 1996.

11

E. M. Sentovich et al., ``SIS: A System for Sequential Circuit Synthesis,'' Tech. Rep. UCB/ERL M92/41, Electronics Research Lab, Univ. of California, Berkeley, CA 94720, May 1992.

12

A. Salz and M. Horowitz, ``IRSIM: An Incremental MOS Switch-Level Simulator,'' in Proc. of the Design Automation Conf., pp. 173-178, 1989.

13

L. Nagel, ``A Computer Program to Simulate Semiconductor Circuits,'' Tech. Rep. UCB/ERL M75/520, Electronics Research Lab, University of California, Berkeley, CA94720, May 1975.

14

C. Sechen, ``Chip-planning, Placement, and Global Routing of Macro-cell Integrated Circuits using Simulated Annealing,'' International Journal of Computer Aided VLSI Design, vol. 2, pp. 1-10, 1990.

15

R. Jain, The Art of Computer Systems Performance Analysis. John Wiley and Sons, 1991.

16

SHADE Cache Simulator, 1996.