

*Metropolis*  
*- Design Environment for Electronic Systems –  
Overview and Architecture Modeling Proposal*



Metropolis Project Team

Speaker: Douglas Densmore – UC Berkeley

Thanks to: Yosinori Watanabe (Cadence Berkeley Labs)

# *Outline*

- ◆ Metropolis Big Picture
- ◆ What Can Be Done with Metropolis?
- ◆ How Are Designs Represented In Metropolis?
- ◆ Architecture Modeling Proposal
- ◆ Conclusions

# Metropolis Big Picture: Platform Based Design


◆ Platform Based Design is composed of three aspects:

- ◆ Top Down Application Development
- ◆ Bottom Up Design Space Exploration
- ◆ Platform Development

◆ Orthogolization of concerns

- ◆ Functionality and Architecture
- ◆ Behavior and Performance Indices
- ◆ Computation, Communication, and Coordination.

◆ Metropolis is a design environment implementing the concepts of Platform Based Design.



# *Metropolis Project Big Picture: Target and Goals*

## ◆ Target: Embedded System Design

- ◆ Set-top boxes, cellular phones, automotive controllers, ...
- ◆ **Heterogeneity:**
  - ◆ computation: Analog, ASICs, programmable logic, DSPs, ASIPs, processors
  - ◆ communication: Buses, cross-bars, cache, DMAs, SDRAM, ...
  - ◆ coordination: Synchronous, Asynchronous (event driven, time driven)

## ◆ Goals:

- ◆ **Design methodologies:**
  - ◆ abstraction levels: design capture, mathematics for the semantics
  - ◆ design tasks: cache size, address map, SW code generation, RTL generation, ...
- ◆ **Tool set:**
  - ◆ synthesis: data transfer scheduling, memory sizing, interface logic, SW/HW generation, ...
  - ◆ verification: property checking, static analysis of performance, equivalence checking, ...

# *Outline*

## ◆ **What can be done in Metropolis?**

A case study for a multi-media application:


- ◆ 4 levels of abstraction
- ◆ binding between adjacent levels of abstraction
- ◆ tool support for verification and synthesis

This is just one example; different methodologies developed for different application domains.

# Metropolis Driver: Picture-in-Picture Design Exercise


Evaluate the methodology with formal techniques applied.

- Function
  - Input: a transport stream for multi-channel video images
  - Output: a PiP video stream
    - the inner window size and frame color dynamically changeable




**60 processes with  
200 channels**

# Multi-Media System: Abstraction Levels




- Network of processes with sequential program for each
- Unbounded FIFOs with multi-rate **read** and **write**




- Communication refined to bounded FIFOs and shared memories with finer primitives (called TTL API):  
**allocate/release space, move data, probe space/data**

- Mapped to resources with coarse service APIs
- Services annotated with performance models
- Interfaces to match the TTL API




- Cycle-accurate services and performance models




# Binding Adjacent Levels of Abstraction

Example: a unbounded FIFO v.s. a bounded FIFO with the finer service.



Unbounded FIFO Level

Bounded FIFO Level



- Implement the upper level services using the current services
- Bounded FIFO API, e.g. release space, move data
- FIFO width and length parameterized

**➡** : refinement relation

- Metropolis represent both levels of abstraction explicitly, rather than replacing the upper level.
  - essential for specifying the refinement relation.
- Refinement relation is associated with properties to preserve through the refinement.
  - the properties can be formally specified, and verified either formally or through simulation.

# Refinement Verification

## Two properties checked for the refinement:

1. Deadlock
2. Data consistency:  
Always: forall i: Writer.data[i] = Reader.data[i];


## Both were verified for the refined protocol:

### 1. Automatically applied SPIN in Metropolis:

- Translate the protocol description to SPIN
- Found a deadlock in the original algorithm provided by Philips


### 2. Automatically applied LoC Monitor in Metropolis

- Translate the property formula to executable code (simulation monitor)
- Simulate the monitor together with the original processes and refined protocol
- Found two bugs in the protocol description (a piece of the writer's data was conditionally ignored in the reader's side).



# Architecture Exploration

- Configure the resources, e.g. the size of an internal memory, width of a bus.
- Bind the processes to the resources.
- Compose the resource services, e.g. schedules of data transfers, compilation of basic blocks.



**Once done, performance analysis and simulation can be carried out, using the performance models associated with the resource services.**


**But, to do so, we need models for the resources: services and performance.**

# Resource Modeling

What to model/abstract depends on what you are concerned about.

## Example:

- Where should my data be located?
- When should my data be transferred?
- How often do my peripherals generate interrupts?




These all influence my decisions on sizes of internal memories, bus configuration, data transfer schedules.

## Resource models based on these concerns:

- Memory: internal (single-access, dual-access), external
- DSP: bus read/write(), check/serve\_Interrupt(), execute()  
performance: latency per byte transfer
- DMA control, CPU: similar
- peripheral: non-deterministic interrupt generator  
could be restricted wrt supported behavior (under development)

# Architecture Exploration

- Configure the resources, e.g. the size of an internal memory, width of a bus.
- Bind the processes to the resources.
- Compose the resource services, e.g. schedules of data transfers, compilation of basic blocks.



**Performance analysis and simulation can be carried out, using the performance models associated with the resource services.**

Effective scheduling of process operations mapped to a CPU is a key issue:

- reduce the context-switching between tasks for efficient execution
- increase data coherency among processes for efficient memory usage

# *Outline*


## ◆ **How are designs represented in Metropolis?**

Metropolis meta-model: a language + modeling mechanisms

- ◆ represents all key ingredients: function, architecture, refinement, platforms
- ◆ parser and API to browse designs, interact with tools

# Meta-model : function netlist

MyFncNetlist



```
process P{  
  port reader X;  
  port writer Y;  
  thread(){  
    while(true){  
      ...  
      z = f(X.read());  
      Y.write(z);  
    }  
  }  
}
```

```
interface reader extends Port{  
  update int read();  
  eval int n();  
}  
  
interface writer extends Port{  
  update void write(int i);  
  eval int space();  
}
```

```
medium M implements reader, writer{  
  int storage;  
  int n, space;  
  void write(int z){  
    await(space>0; this.writer ; this.writer)  
    n=1; space=0; storage=z;  
  }  
  word read(){ ... }  
}
```

# *Meta-model: execution semantics*

- ◆ Processes take *actions*.
  - ◆ statements and some expressions, e.g.  
 $y = z + \text{port.f()};, z + \text{port.f()}, \text{port.f()}, i < 10, \dots$
- ◆ An *execution* of a given netlist is a sequence of vectors of *events*.
  - ◆ *event*: the beginning of an action, e.g.  $B(\text{port.f()})$ ,  
the end of an action, e.g.  $E(\text{port.f()})$ , or null  $N$
  - ◆ the  $i$ -th component of a vector is an event of the  $i$ -th process
- ◆ An execution is *legal* if
  - ◆ it satisfies all coordination constraints, and
  - ◆ it is accepted by all action automata.

# Meta-model: architecture components

An architecture component specifies *services*, i.e.


- what it *can* do : interfaces
- how much it *costs* : quantities, annotation, logic of constraints

```
interface BusMasterService extends Port {  
  update void busRead(String dest, int size);  
  update void busWrite(String dest, int size);  
}
```

```
interface BusArbiterService extends Port {  
  update void request(event e);  
  update void resolve();  
}
```

```
medium Bus implements BusMasterService ...{  
  port BusArbiterService Arb;  
  port MemService Mem; ...  
  update void busRead(String dest, int size) {  
    if(dest== ... ) Mem.memRead(size);  
    [[Arb.request(B(thisthread, this.busRead));  
    GTime.request(B(thisthread, this.memRead),  
      BUSCLKCYCLE +  
      GTime.A(B(thisthread, this.busRead))];  
  ]]  
}  
...
```

```
scheduler BusArbiter extends Quantity  
  implements BusArbiterService {  
  update void request(event e){ ... }  
  update void resolve() { //schedule }  
}
```





# Meta-model: architecture netlist

Architecture netlist specifies configurations of architecture components.

Each constructor

- instantiates arch. components,
- connects them,
- takes as input *mapping processes*.



# Meta-model: mapping processes

## Function process

```
process P{
  port reader X;
  port writer Y;
  thread(){
    while(true){
      ...
      z = f(X.read());
      Y.write(z);
    }
  }
}
```

## Mapping process

```
process MapP{
  port CpuService Cpu;
  void readCpu(){
    Cpu.exec(); Cpu.cpuRead();
  }
  void mapf(){ ... }
  ...
  thread(){
    while(true){
      await {
        (true; ; ; ) readCpu();
        (true; ; ; ) mapf();
        (true; ; ; ) readWrite();
      }
    }
  }
}
```

$B(P, X.read) \Leftrightarrow B(\text{MapP}, \text{readCpu}); \quad E(P, X.read) \Leftrightarrow E(\text{MapP}, \text{readCpu});$

$B(P, f) \Leftrightarrow B(\text{MapP}, \text{mapf}); \quad E(P, f) \Leftrightarrow E(\text{MapP}, \text{mapf});$

...

# Meta-model: mapping netlist



## MyMapNetlist

$B(P1, M.write) \Leftrightarrow B(mP1, mP1.writeCpu)$ ;  $E(P1, M.write) \Leftrightarrow E(mP1, mP1.writeCpu)$ ;

$B(P1, P1.f) \Leftrightarrow B(mP1, mP1.mapf)$ ;  $E(P1, P1.f) \Leftrightarrow E(mP1, mP1.mapf)$ ;

$B(P2, M.read) \Leftrightarrow B(mP2, mP2.readCpu)$ ;  $E(P2, M.read) \Leftrightarrow E(mP2, mP2.readCpu)$ ;

$B(P2, P2.f) \Leftrightarrow B(mP2, mP2.mapf)$ ;  $E(P2, P2.f) \Leftrightarrow E(mP2, mP2.mapf)$ ;



# Meta-model: platforms



```
interface MyService extends Port { int myService(int d); }
```

medium AbsM implements MyService{  
int myService(int d) { ... }  
}

refine(AbsM, MyMapNetlist2)      $B(P1, M.write) \Leftrightarrow B(mP1, mP1.writeCpu);$   
 $B(P1, P1.f) \Leftrightarrow B(mP1, mP1.mapf);$       $E(P1, P1.f) \Leftrightarrow E(mP1, mP1.mapf);$   
 $E(...) \Leftrightarrow E(...);$   
 $B(P2, M.read) \Leftrightarrow B(P2, mP2.readCpu);$   
 $E(P2, P2.f) \Leftrightarrow E(mP2, mP2.mapf);$


## MyMapNetlist2

$B(P1, M.write) \Leftrightarrow B(mP1, mP1.writeCpu);$   
 $B(P1, P1.f) \Leftrightarrow B(mP1, mP1.mapf);$       $E(P1, P1.f) \Leftrightarrow E(mP1, mP1.mapf);$   
 $B(P2, M.read) \Leftrightarrow B(P2, mP2.readCpu);$   
 $E(P2, P2.f) \Leftrightarrow E(mP2, mP2.mapf);$



## MyMapNetlist1

$B(P1, M.write) \Leftrightarrow B(mP1, mP1.writeCpu);$   
 $B(P1, P1.f) \Leftrightarrow B(mP1, mP1.mapf);$       $E(P1, P1.f) \Leftrightarrow E(mP1, mP1.mapf);$   
 $B(P2, M.read) \Leftrightarrow B(P2, mP2.readCpu);$   
 $E(P2, P2.f) \Leftrightarrow E(mP2, mP2.mapf);$



# Meta-model: platforms

A set of mapping netlists, together with constraints on event relations to a given interface implementation, constitutes a **platform** of the interface.

```
interface MyService extends Port { int myService(int d); }
```

medium AbsM implements MyService{  
int myService(int d) { ... }  
}



refine(AbsM, MyMapNetlist2)

refine(AbsM, MyMapNetlist1)

$B(P1, M.write) \Leftrightarrow B(mP1, mP1.writeCpu);$   
 $B(P1, P1.f) \Leftrightarrow B(mP1, mP1.mapf);$   
 $E(P1, P1.f) \Leftrightarrow E(mP1, mP1.mapf);$   
 $B(P2, M.read) \Leftrightarrow B(P2, mP2.readCpu);$   
 $E(P2, P2.f) \Leftrightarrow E(mP2, mP2.mapf);$



## MyMapNetlist2

```
B(P1, M.write) <=> B(mP1, mP1.writeCpu);
B(P1, P1.f) <=> B(mP1, mP1.mapf); E(P1, P1.f)
<=> E(mP1, mP1.mapf);
B(P2, M.read) <=> B(P2, mP2.readCpu);
E(P2, P2.f) <=> E(mP2, mP2.mapf);
```





## MyMapNetlist1

```
B(P1, M.write) <=> B(mP1, mP1.writeCpu);
B(P1, P1.f) <=> B(mP1, mP1.mapf); E(P1, P1.f) <=> E(mP1, mP1.mapf);
B(P2, M.read) <=> B(P2, mP2.readCpu);
E(P2, P2.f) <=> E(mP2, mP2.mapf);
```





# Meta-model: recursive paradigm of platforms

$B(Q2, S.cdx) \Leftrightarrow B(Q2, mQ2.excCpu);$     $E(Q2, M.cdx) \Leftrightarrow E(mQ2, mQ2.excCpu);$   
 $B(Q2, Q2.f) \Leftrightarrow B(mQ2, mQ2.mapf);$     $E(Q2, P2.f) \Leftrightarrow E(mQ2, mQ2.mapf);$




## MyMapNetlist1

$B(P1, M.write) \Leftrightarrow B(mP1, mP1.writeCpu);$   
 $B(P1, P1.f) \Leftrightarrow B(mP1, mP1.mapf);$     $E(P1, P1.f) \Leftrightarrow E(mP1, )$   
 $B(P2, M.read) \Leftrightarrow B(P2, mP2.readCpu);$   
 $E(P2, P2.f) \Leftrightarrow E(mP2, mP2.mapf);$



# Metropolis design environment



# *Outline of this talk*

## ◆ **Architecture and Resource Modeling Proposal**

- ◆ What architecture models are needed and why Xilinx
- ◆ What resources models are needed
- ◆ Potential modeling strategies
- ◆ Architecture modeling as refinement
- ◆ Tying it all together

# Need Models

◆ As mentioned, keys to the Metropolis design methodology are:

- ◆ Architecture Exploration
- ◆ Resource Modeling


◆ Need non-trivial set of architectures

- ◆ Different topologies
- ◆ Different services

◆ Explore different granularities of architectural services

- ◆ Read/write v.s. stb/lmw
- ◆ Execute

Performance Estimation



c1 c2 c3 cn



# *Why FPGA*

- ◆ **Current FPGA platforms are ideal architecture platforms**
  - ◆ Can realize many different designs quickly
  - ◆ Heterogeneous components
  - ◆ Various granularities
    - ◆ IP blocks, embedded processor cores, CLBs
  - ◆ Well established tool flow
- ◆ **Key is to establish diverse model set allowed by reconfigurability.**
  - ◆ Spatial vs. Temporal computation models
  - ◆ Bit-Level vs. High Level models
  - ◆ IP Block vs. custom models
  - ◆ Static vs. Dynamic models

# *Resource Models Needed*

## ◆ Computation Elements

- ◆ These should provide services associated with computation
- ◆ PowerPC, MicroBlaze

## ◆ Communication Elements

- ◆ These should provide services associated with communication
- ◆ CoreConnect Bus, Embedded Memory elements

## ◆ Quantity Annotation

- ◆ Identify appropriate performance annotation information.
  - ◆ Power, throughput, latency, cycle count, computational density, etc.

## ◆ Ideally establish a common set of interfaces so that combinations of these elements is possible

# Modeling Strategies





MicroBlaze

Xilinx PCI



MyArchNetlist




SelectRAM+

Off Chip RAM

# *Architecture Modeling as Refinement*

- ◆ Various stages of development result in various architecture models
  - ◆ Initial models tend to be abstract while later models are typically considered refinements
- ◆ Models which correspond to refinements of abstract models should be able to be substituted into the system and maintain correct functionality of the overall system.
  - ◆ Various properties held by the abstract model should be preserved in refinement
- ◆ Platform Based Design aided by various architecture targets for the “bottom up” portion of the design phase where various architecture instances are considered for platform mapping and performance estimation.


# PiP Architecture



# *Vertical Refinement*

- ◆ Design may call for the introduction of new services; ASICs, Dedicated Memory, Peripherals
  - ◆ These are currently media with associated schedulers
- ◆ The services will be added “vertically” into the *scheduled netlist*
  - ◆ Existing services not interacting with new services remain unmodified
  - ◆ Existing services interacting with new services require port changes and changes to the services they provide in order to reflect the new hierarchy
    - ◆ **Main effort in this area**
- ◆ The service schedulers will be added into the *scheduling netlist*
  - ◆ One-to-one correspondence between new services and new schedulers
- ◆ New objects must be instantiated in the top level netlists and connections made to reflect the new topology.


# Vertical Refinement



## *Horizontal Refinement*

- ◆ Designer can introduce more scheduling service type implementations in the scheduled netlist
  - ◆ Would like to move work from the more “virtual” scheduling netlist elements into the more service oriented scheduled netlist
- ◆ This is a “Horizontal” movement of quantity managers into the scheduled netlist and a conversion of their functionality into media services.
  - ◆ Tasks services are now first requested to the schedulers which then request actual services from original media
  - ◆ Original media now interact with global time quantity manager directly.


# Horizontal Refinement




# Depth Refinement, Hybrid Refinement

## ◆ Depth Refinement

- ◆ This refers to the changing of a process internally
  - ◆ Internal Data Structures
    - ◆ Primitives (Arrays, Classes)
  - ◆ Function definition
    - ◆ Internal working of a function
  - ◆ Sequences of function calls
    - ◆ Thread Body



Abstract






Refinement

## ◆ Hybrid Refinement

- ◆ Naturally you can combine these refinement techniques
- ◆ The key will be to identify the strengths and weaknesses of the refinement style
  - ◆ Properties are related to style
    - ◆ Change what you need to get desired effect.
  - ◆ Granularity
    - ◆ At what abstraction level are you working and what services are available?




# Tying it all together : Modeling

- ◆ Model several "CPU" type resources
- ◆ Model several "Bus" type resources
- ◆ Model several "Mem" type resources
- ◆ Determine appropriate type and granularity of services provided
- ◆ Put through the "PiP application flow"



# Tying it all together: Refinement

- ◆ Create Baseline Xilinx architecture
- ◆ Add/Remove services
- ◆ Introduce new scheduling protocols
- ◆ Key is to identify properties and behaviors in each refinement
  - ◆ Which are maintained?
  - ◆ Which are transformed?
  - ◆ Consistency? Predictability?
  - ◆ Methodology Recommendations?



# *Metropolis Summary*

- Concurrent specification with a formal execution semantics
- Feasible executions of a netlist: sequences of event vectors
- Quantities can be defined and annotated with events, e.g.
  - time, power, global indices, composite quantities.
- Concurrent events can be coordinated in terms of quantities:
  - logic can be used to define the coordination,
  - algorithms can be used to implement the coordination.
- The mechanism of event coordination wrt quantities plays a key role:
  - architecture modeling as service with cost,
  - a mapping coordinates executions of function and architecture netlists,
  - a refinement through event coordination provides a platform.
- Metropolis design environment:
  - meta-model compiler to provide an API to browse designs,
  - backend tools to analyze designs and produce appropriate models.

# *Modeling Proposal Summary*

- ◆ Determine appropriate architecture services and resources for the Xilinx Virtex II family of devices
  - ◆ Computation, Communication, Coordination
  - ◆ Various granularities and interfaces
- ◆ Create Metropolis models
- ◆ Create native Virtex II Pro PiP application
- ◆ Run models through PiP Architecture Flow
  - ◆ Compare results to native implementation
  - ◆ Refine models to better reflect implementation while still preserving useful abstraction level