# Simulation in Metropolis

Guang Yang 10/28/2004

#### Outline

- Introduction
- SystemC-based Simulation
  - Implementing MMM Semantics
    - Imperative Constructs
    - Declarative Constraints
  - Efficient Simulation Techniques
- Case Study
- Conclusion

#### Introduction

- Platform based design
  - Platforms have sufficient flexibility to support a series of products
  - Choose a platform by design space exploration
  - Above two require models to be reusable
- Orthogonalization of concerns
  - Computation vs. Communication
  - Behavior vs. Coordination
  - Behavior vs. Architecture
  - Capability vs. Cost
- Challenges
  - Relate orthogonalized concerns
  - Potential big overhead in design analysis

# Metropolis Meta-Model

- A combination of imperative program and declarative constraints
- Imperative program:
  - objects (process, media, quantity, statemedia)
  - netlist
  - await
  - block and label
  - interface function call
  - quantity annotation
- Declarative constraints:
  - Linear Temporal Logic (LTL)
  - (synch)
  - Logic of Constraints (LOC)
- Challenges
  - Simulate constructs with rich semantics like await
  - **■** Enforce declarative constraints in simulation

### SystemC-based Simulation

- Why SystemC Based Simulator?
  - Widely used by system designers
  - High simulation speed
  - Increasing number of supporting EDA tools
- Interleaving Concurrent Execution Semantics
  - sc\_module
  - sc\_channel
- Sequential Simulation Implementation
- http://www.systemc.org


#### Challenges

- Simulate constructs with rich semantics like await
  - Enforce declarative constraints in simulation

# Implementing MMM Semantics


In MMM	In SystemC
process	sc_module
medium	sc_channel
statemedium	sc_channel
quantity	sc_channel
netlist	sc_channel, sc_main
port	sc_port
interface	sc_interface

#### Overall Framework





### Simulation Algorithm

- Alternating running phases
  - Process phase
  - Manager phase



Scoreboard





# Simulation Algorithm (2)

- When to alternate?
  - At named events(currently await, IFC, label, block)
  - After manager makes decisions


# Await Example

EE 249

```
interface reader extends Port{
P0,P1,C0 prototype
                                  update int read();
                                  eval int n();
process Proc {
  port reader X;
                               interface writer extends Port{
  port writer Y;
                                  update void write(int i);
  void thread() {
                                  eval int space();
   int w = 0;
   while (w < 30) {
      await {
        (Y.space() > 0; Y.writer; Y.writer) {
           Y.write(w);
           W = W + 1;
         (X.n() > 0; X.reader; X.reader) {
           X.read(); }
```

10/28/2004


```
Scoreboard
   int storage[];
     read(){...}
       n(){...}
     write(){...}
    space(){...}
```



10/28/2004 EE 249 12


### Quantity

System using GlobalTime quantity




Make request

#### Quantity Resolution in Simulation



#### Simulation Result



#### Challenges

- Simulate constructs with rich semantics like await
- Enforce declarative constraints in simulation


#### Constraints

- Logic of constraints (LOC)
  - Specify quantitative properties
    - e.g. throughput, rate, latency
  - can be checked by simulation+LOC checker
  - can be enforced by simulator
  - can be formally verified
- Linear Temporal Logic (LTL)
  - Defined over events, variables, etc.
  - Standard temporal operators, boolean operators

# Enforcing LTL Constraints

- Basic idea
  - Convert LTL to Büchi Automaton (BA)
  - Keep track of system state and BA
  - Use BA to guide simulation


#### LTL constraints



```
process P{
  port writer Y;
  thread(){
    while(true){
    z=z+1;
    Y.write(z);
}}}
```

```
constraint{
    // mutual exclusion between P0 and P1
    ltl( G( beg(P0, M.write) -> ( (! beg(P1, M.write)) U end(P0, M.write) ) ) );
    ltl( G( beg(P1, M.write) -> ( (! beg(P0, M.write)) U end(P1, M.write) ) ) );
} }}
```

#### LTL constraints in Simulation



#### Simulation Result


Withou			
monitor> c	read	BEGIN	
monitor> P0	write	BEGIN	
monitor> P1	write	BEGIN	
nRor\$ c	read	END	
monitor> P0	write	END	
monitor> P1	write	END	
monitor> c	read	BEGIN	
monitor> P0	write	BEGIN	
monitor> P1	write	BEGIN	
monitor> c	read	END	
monitor> P0	write	FND	
monitor> P1	write	END	
monitor> c	read	BEGIN	
monitor> P0	write	BEGIN	
monitor> P1	write	BEGIN	
monitor> c	read	END	
•••••			

With LTL Enforcement		
monitor> c read	BEGIN	
monitor> P0 write	BEGIN	
monitor> c read	END	
monitor> P0 write	END	
monitor> P1 write	BEGIN	
monitor> c read	BEGIN	
monitor> P1 write	END	
monitor> c read	END	
monitor> P0 write	BEGIN	
monitor> c read	BEGIN	
monitor> P0 write	END	
monitor> P1 write	BEGIN	
monitor> c read	END	
monitor> P1 write	END	
monitor> c read	BEGIN	
monitor> P0 write	BEGIN	
•••••		



# Case Study

Picture-in-Picture





- 60 processes
- 200 media
- Approximately 19,000 lines of code

# Advantages of Using Orthogonalization of Concerns

- Identified three critical errors in the behavior deadlocks: one in the algorithm and two in the communication protocols (first refinement step towards implementation)
- Quick architecture exploration
  - Changed rapidly different architectures
  - Changed rapidly communication mechanisms
- Analysis of interaction between algorithm choices and implementation architecture

### Efficiency in Simulation

Performance degradation w.r.t. native SystemC
 simulation (i.e., maintaining no separation of concerns)

Opt	Sim.	Cycle/
Tech	Time(s)	Second*
Baseline	7276	9.16K
Native SystemC	22.7	2.94M

Source: Philips

\*: based on 200MHz clock


- Challenges
  - Relate orthogonalized concerns
  - Potential big overhead in design analysis

# The Fix (Part 1): Optimization Techniques for Imperative Exclusion Constraints

- Medium-Centric Approach
  - Interface usage information is stored in media
  - Time complexity is linear in the number of processes
- Named Event Reduction
  - A named event is an event that needs to be observed → Record information and stop simulation at this event
  - Among the named events, static analysis could remove some unnecessary observance need
- Interleaving Concurrency

# Exclusion constraints – Interleaving Concurrency (1)

- Metropolis uses true concurrency
- The simulation platform, SystemC, uses interleaving concurrency



27

# Exclusion constraints – Interleaving Concurrency (2)

- Interleaving implies that concurrent processes in Metropolis specification are scheduled on a sequential process
- Idea: take advantage of interleaving to make simulation faster

10/28/2004


```
medium M implements
                               await statement
reader, writer{
                                                        medium M implements
                               becomes if
  void write(int z){
                                                       reader, writer{
 await(true;
                               statement.
                                                          void write(int z){
 this.writer, this.reader;
                                                            if (true)
 this.writer, this.reader) {
                                                             S=Z;
   S=Z;
                                                          int read(){...}
  int read(){...}
                                    EE 249
```

28

# Exclusion constraints –

Interleaving Concurrency (3)

A sequence of events is Interleaving Concurrent Atomic (IC-Atomic) if no effective named events exists in that sequence of events.



# Exclusion constraints – Interleaving Concurrency (4)

■ Theorem 1: For an await(*guard; test list; set list*) { *critical section*}, if *critical section* is IC-Atomic, and all interface functions in *test list* are IC-Atomic, then the await can be simplified to

```
await(guard; ;) {critical section} or if (guard) {critical section}
```

```
In test list:
function1() {...}
function2() {...}

IC-Atomic

await(guard;


test list;

set list;

critical section
}
```

# The Fix Part 2: Constraints for coordinating sequential programs: Declarative Simultaneity Constraints

- Declarative Simultaneity Constraints: constraints separated from imperative programs
  - Can be used to specify behavior-architecture mapping



# Simultaneity constraints(2)

synch(e<sub>1</sub>, e<sub>2</sub>); At run time, compare counters and cardinalities counters sync Elaborate constraints Construct synch only!!! if (ID==0)Generate SystemC code group 0 counter++;

else ...

# Case Study (2)

Picture-in-Picture behavior simulation result

Opt	Sim.	Cycle/	Overall	Speedup
Tech	Time(s)	Second*	Speedup	by
Baseline	7276	9.16K	1	
MC	1797	37.1K	4	MC: 4
MC/NER	89.26	747K	80	NER: 20
MC/NER/IC	20.29	3.29M	359	IC: 4.5
Native SystemC	22.7	2.94M		

MC: Medium-Centric

■ NER: Named Event Reduction

■ IC: Interleaving Concurrency

\*: based on 200MHz clock

# Case Study (3)

- PiP Behavior model + CPU-Bus-Mem model
- Behavior-Architecture Mapping

# of Simultaneity Constraints	Handling Overhead *
8	2.9%
16	2.9%
32	3.4%
64	4.0%

<sup>\*:</sup> compared with the time spent on behavior and architecture themselves

#### Conclusion

- MMM language has strong expressive power. Simulation of the language is done on top of SystemC.
- Orthogonalizing concerns in system design is essential,
- could be huge.

  We applied a few System C-based eneral it

  From 1 Simulator! The overhead.

  From 1 Simulator! The overhead.

  Simulator! The overhead of in History Simulator! The overhe

# Questions?