`Brookes93` ....

S. Brookes.
Using fixed-point semantics to prove retiming lemmas.
Formal Methods in System Design, 2:73–91, 1993.

`Chakr93` ....

S.T. Chakradhar, S. Dey, M. Potkonjak, and S.G. Rothweiler.
Sequential circuit delay optimization using global path analysis.
In *Proc. of the 30th ACM/IEEE Design Automation Conference*, pages 483–489, Dallas, June 1993.

`Dey91a` ....

S. Dey, F. Brglez, and G. Kedem.
Partitioning sequential circuits for logic optimization, pages 70–6.
IEEE Comput. Soc. Press, Los Alamitos, CA, USA, 1991.

`Dey91` ....

S. Dey, F. Brglez, and G. Kedem.
Identification and resynthesis of pipelines in sequential networks.
In *VLSI 91. IFIP TC10/WG 10.5 International Conference Edinburgh,*, pages 439–49, 20-22 Aug. 1991.

`Dey92` ....

S. Dey, M. Potkonjak, and S.G.Rotweiler.
Performance optimization of sequntial circuits by eliminating retiming bottlenecks.
In *Digest of technical papers of the int. conf. on comp. aided design*, pages 504–509, Santa Clara, November 1992.

`Even93` ....

G. Even and I. Spillinger.
Facilitating the problem of finding initializations after retiming; definitions, heuristic cost functions and algorithms.
Technical report, IBM TJ Watson Research Center, IBM Research Report, RC 19525, Yorktown Heights, March 1994.

`Stok96a` ....

G. Even, I. Spillinger, and L. Stok.
Retiming revisited and reversed.
IEEE Trans. on CAD, 15(3), March 1996.

`Even92` ....

Guy Even.
A new proof of the retiming lemma and applications.
Technical report, Haifa, December, 1992.

`Grodstein94` ....

J. Grodstein and et al.
Optimal latch mapping and retiming within a tree.
In *Proc. of the ICCAD 94*, pages 242–245, November 1994.

`Ishii92` ....

A.T. Ishii, C.E. Leiserson, and M.C. Papaefthymiou.
Optimizing two-phase level clocked circuitry.
MIT Press, Cambridge, 1992.

`Kostelijk93` ....

A.P. Kostelijk and A. van der Werf.
Functional verification for retiming and rebuffering optimization.
In *Proc. of the EDTC 93*, pages 99–104, 1993.

`Lalgudi95` ....

K.N. Lalgudi and M.C. Papaefthymiou.
Efficient retiming of synchronous circuits with realistic delay modeling.
In *Preprint of Yale report.*

`Leis83` ....

C.E. Leiserson and J.B. Saxe.
Optimizing synchronous systems.
Journal of VLSI and computer systems, 1(1):41–67, 1983.

`Leis91` ....

C.E. Leiserson and J.B. Saxe.
Retiming synchronous circuitry.
Algorithmica, 6(1):5–35, 1991.

`Lejimi93` ....

S. Lejimi, B. Kaminska, and E. Wagneur.
Resynthesis and retiming of synchronous sequential circuits.
In *Proc. of the IEEE Int. Conf. on Circuits and Systems*, pages 1674–1677, Chicago, May 1993.

`Lockyear92` ....

B Lockyear and C Ebeling.
Optimal Retiming Of Multi-Phase, Level-Clocked Circuits.
MIT Press, Cambridge, Oct 91. 1992.

`Mahesh97` ....

N. Maheshwari and S.S. Sapatnekar.
An improved algorithm for minimum area retiming.
In *Proc. of the Dac'97*, 1997.

`Malik91` ....

S. Malik, E.M. Sentovich, R.K. Brayton, and A. Sangiovanni-Vincentelli.
Retiming and resynthesis: optimizing sequential networks with combinational techniques.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (USA), 10(1):74–84, Jan. 1991.

Malik90 ....

S. Malik, K.J. Singh, R.K. Brayton, and A. Sangiovanni-Vincentelli.
Performance optimization of pipelined circuits.
In *IEEE International Conference on Computer Aided Design Digest of Technical Papers 1990*, pages 410–13, Santa Clara, CA, USA, 11-15 Nov. 1990.

Malik93 ....

S. Malik, K.J. Singh, R.K. Brayton, and A. Sangiovanni-Vincentelli.
Performance optimization of pipelined circuits using peripheral retiming and resynthesis.
In *Trans on Computer Aided Design*, volume 12, pages 568–578, May 1993.

Marchok95 ....

T. Marchok, A. El-Maleh, J. Rajski, and W. Maly.
Testability implications of performance driven logic synthesis.
Technical report, 1995.

Martin93 ....

H.G. Martin.
Retiming by combination of relocation and clock delay adjustment, 1993.

Matsun90 ....

Y. Matsunaga, M. Fujita, and T. Kakuda.
Multi-level logic minimization across latch boundaries.
In *Proc of the ICCD 1990*, pages 406–409.

DeMich91 ....

G. De Micheli.
Synchronous logic synthesis: Algorithms for cycle-time minimization.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst, 10(1):63–73, Jan. 1991.

Orlin89 ....

J.B. Orlin and R.K. Ahuja.
New scaling algorithms for the assignment and minimum mean cycle problems.
Technical report, July 1989.

Orlin89a ....

J.B. Orlin and R.K. Ahuja.
New scaling algorithms for the assignment and minimum mean cycle ptoblems.
Technical report, July, 1989.

Papae91 ....

M.C. Papaefthymiou.
Understanding retiming through maximum average delay cycles.
Technical report.

Papae90 ....

MC Papaefthymiou.
Retiming synchronous circuitry and mixed-integer optimization.
Technical report, Massachusetts Inst. of Tech., Cambridge. Lab. for Computer Science., Sep 1990.

Papae91a ....

M.C. Papaefthymiou and K.H. Randall.
Edge-triggering vs two-phase level-clocking.
Technical report.

Papae93 ....

M.C. Papaefthymiou and K.H. Randall.
Tim a timing package for two-phase, level-clocked circuitry.
In *Proc. of the 30th ACM/IEEE Design Automation Conference*, pages 497–502, Dallas, June 1993.

Saxe92 ....

J.B. Saxe, S.J. Garland, J.V. Guttag, and J.J. Horning.
Using transformations and verification in circuit design, Designing Correct Circuits. Second IFIP WG10.2/WG10.5 Workshop 6-8 Jan. 1992.

Sent91 ....

E.M. Sentovich and R.K. Brayton.
Preserving don't care conditions during retiming.
In *VLSI 91. IFIP TC10/WG 10.5 International Conference Edinburgh,*, pages 461–70, 20-22 Aug. 1991.

Shenoy97 ....

N. Shenoy.
Retiming: Theory and practice.
Integration, to appear.

Shenoy91 ....

N. Shenoy, R.K. Brayton, and A. Sangiovanni-Vincentelli.
Retiming of circuits with single phase transparent latches, pages 86–9.
IEEE Comput. Soc. Press, Cambridge, MA, USA, 14-16 Oct. 1991.

Shenoy94 ....

N. Shenoy and R. Rudell.
Efficient implementation of retiming.
In *Proc. of the ICCAD 94*, pages 226–233, Nov. 1994.

Shenoy93 ....

N.V. Shenoy, R.K. Brayton, and A. Sangiovanni-Vincentelli.
Resynthesis of multi-phase pipelines.
In *Proc. of the 30th ACM/IEEE Design Automation Conference*, pages 490–496, Dallas, June 1993.

Singhal95 ....
V. Singhal, C. Pixley, R. Rudell, and R.K. Brayton.
The validity of retiming sequential circuits.
In *Proceedings of the 32nd Design Automation Conference*, pages 316–321, San Fransisco, June 12-16, 1995.

Soyata93 ....
T. Soyata, E.G. Friedman, and J.H. Mulligan Jr.
Integration of clock skew and register delays into a retiming algorithm.
In *Proc. of the IEEE Int. Conf. on Circuits and Systems*, pages 1483–1486, Chicago, May 1993.

Stok95b ....
L. Stok, I. Spillinger, and G. Even.
Improving initialization through reversed retiming.
In *Proc of the The European Design and Test Conference*, pages 150–154., Paris, March 1995.

Touati93 ....
H.J. Touati and R.K. Brayton.
Computing the initial states of retimed circuits.
IEEE Trans on CAD, 12(1):157–162, January, 1993.

vdWerf94 ....
A. Werf van der and et al.
Efficient timing constraint derivation for optimally retiming high speed processing units.
In *Proc. of the HLSW-94*, pages 48–53, May 1994.

Wehn94 ....
N. Wehn, J. Biesenack, T. Langmaier, M. Munch, M Pilsl, S. Rumler, and P. Duzy.
Scheduling of behavioral vhdl by retiming techniques.
In *Proc. of the Euro Dac 1994*, September 1994.

Weinmann93 ....
U. Weinmann and W. Rosenstiel.
Technology mapping for sequential circtuis based on retiming techniques, 1993.