Overview of VIS

Overview of VIS

Verilog

SMV

VHDL

move around

and view

hierarchy

Fairness

CTL

Simulate

MC or LE

Synthesis

BLIF_MV

VIS

pass

error

trace

SIS

formal

verification

Previous slide

Next slide

Back to the first slide

View Graphic Version