Underlying Computation in VIS

Underlying Computation in VIS

• A circuit is modeled as a finite state machine (FSM)

• Verifying a property requires state space traversal of

the FSM.

Previous slide

Next slide

Back to the first slide

View Graphic Version