Workspaces
----
apbd
asves
asvpapers
bear
blast
caltrop
cases
concurrency
cosi
dif
diva
dopcenter
dopresence
dopsysadmin
eecsx44
elab
embedded
embeddedadmin
giotto
hyinfo
m2t2
mescal
metropolis
mica
mobies
msgadmin
murieh
mvsis
nephest
ransom
recons
robosysadmin
savg
sec
seminar
smartnets
video
webmaster
Note:
JavaScript is disabled
, see the
Site Map
for navigation links
Formal Verification
Formal Verification
Complete with respect to a given property
Correctness is guaranteed mathematically
No need to generate expected output sequences
Can generate a short error trace if a property fails
Formal verification is useful to find bugs in design
Previous slide
Next slide
Back to the first slide
View Graphic Version
