Simulation vs. Formal Verification - cont’d

Simulation vs. Formal Verification - cont’d

• Simulation
  • CPU intensive
    • have to run billions of cycles
  • Can handle large systems

• Formal Verification
  • Most of the state-of-the-art methods are memory intensive
    • Intenal data structures (BDD)
  • Memory usage is strongly related with the size of systems to be verified

Previous slide

Next slide

Back to the first slide

View Graphic Version