Verilog Extensions for VIS

Verilog Extensions for VIS

  • Two extensions to synthesizable subset of Verilog
    • Enumerated types
      • Easy to describe system behaviors in high-level
    • Non-determinism
      • Necessary to model environments

Previous slide Next slide Back to the first slide View Graphic Version

Contact 
©2002-2018 U.C. Regents