Workspaces
----
apbd
asves
asvpapers
bear
blast
caltrop
cases
concurrency
cosi
dif
diva
dopcenter
dopresence
dopsysadmin
eecsx44
elab
embedded
embeddedadmin
giotto
hyinfo
m2t2
mescal
metropolis
mica
mobies
msgadmin
murieh
mvsis
nephest
ransom
recons
robosysadmin
savg
sec
seminar
smartnets
video
webmaster
Note:
JavaScript is disabled
, see the
Site Map
for navigation links
Model: Multiprocessor System
Model: Multiprocessor System
Components:
Processors Pi
Caches Ci
Directory + Arbiter +Main Memory D
Cache Coherancy Problem: Processors are writing and reading from same memory. Need to ensure that correct data is read by each processor.
Previous slide
Next slide
Back to the first slide
View Graphic Version
