|
Exercise
Exercise
- Read Verilog code, convince yourself of the correlation with FSM’s.
- Read into VIS, and compute reached states (will take too long). Try re-ordering
- Read given ordering and compute reached states.
- Simulate design to attempt to see if properties (english) specified hold.
|
