*banner
 
Margin Top
Margin Bottom
 

 

 
Kees Vissers
    Xilinx

Username:vissers
 
 
 
 
Bio:  Gruduated in 1980 from Delft University of Technology Has worked since then at Philips Research in high-level simulation and high-level synthesis. Worked on two generations of programming tools and IC implementation and apllications of Video Signal Processors. Has been heading the research on hardware/software co-design and system level design for the last years. Contributed to significant parts of the VLIW architectecture (Trimedia) of Philips. Current research interest include: System level design Video Processing applications, architecture for embedded media processing.
 
©2002-2018 Chess