Next: About this document
Up: No Title
Previous: List of Commands
D.E. Thomas, P.R. Moorby.
The Verilog Hardware Description Language.
Kluwer Academic Publishers, Nowell, Massachusetts, 1991.
Compiling Verilog into automata.
Tech. Rep. UCB/ERL M94/37, May 1994.
F. Balarin, and R. Brayton, and S-T. Cheng, and D. Kirkpatrick, and A. Sangiovanni-Vincentelli.
A Methodology for Formal Verification of Real-Time Systems.
Tech. Rep. UCB/ERL M95/11, February 1995.
E.M. Sentovich et al.
SIS: a system for sequential circuit synthesis.
Tech. Rep. M92/41, May 1992.
C. Mead, L. Conway.
Introduction to VLSI systems.
R. K. Brayton et al.
HSIS: A BDD based system for formal verification.
Proc. of Design Automation Conference, 1994.
E. Clarke, and O. Grumberg, and K. McMillan, and X. Zhao.
Efficient generation of counterexamples and witnesses in symbolic model checking.
Proc. of Design Automation Conference, 1995.
Tue Feb 6 11:58:14 PST 1996