45pW ESD Clamp Circuit for Ultra-Low Power Applications
Yen-Po Chen, Yoonmyung Lee, Jae-yoon Sim, Alioto Massimo, David Blaauw, Dennis Sylvester

Citation
Yen-Po Chen, Yoonmyung Lee, Jae-yoon Sim, Alioto Massimo, David Blaauw, Dennis Sylvester. "45pW ESD Clamp Circuit for Ultra-Low Power Applications". IEEE Custom Integrated Circuits Conference, April, 2013.

Abstract
Novel ultralow-leakage ESD power clamp designs for wireless sensor applications are proposed and implemented in 0.18μm CMOS. Using new biasing structures to limit both subthreshold leakage and GIDL, the proposed designs consume as little as 43pW at 25˚C and 119nW at 125˚C with 4500V HBM level and 400V MM level protection, marking an 18-139× leakage reduction over conventional ESD clamps.

Electronic downloads

Internal. This publication has been marked by the author for TerraSwarm-only distribution, so electronic downloads are not available without logging in.

Citation formats

• HTML

  Yen-Po  Chen, Yoonmyung Lee, Jae-yoon  Sim, Alioto Massimo,
  David Blaauw, Dennis Sylvester. <a
  href="http://www.terraswarm.org/pubs/63.html"
  >45pW ESD Clamp Circuit for Ultra-Low  Power
  Applications</a>, IEEE Custom Integrated Circuits
  Conference, April, 2013.

• Plain text

  Yen-Po  Chen, Yoonmyung Lee, Jae-yoon  Sim, Alioto Massimo,
  David Blaauw, Dennis Sylvester. "45pW ESD Clamp Circuit
  for Ultra-Low  Power Applications". IEEE Custom
  Integrated Circuits Conference, April, 2013.

• BibTeX

  @inproceedings{ChenLeeSimMassimoBlaauwSylvester13_45pWESDClampCircuitForUltraLowPowerApplications,
      author = {Yen-Po  Chen and Yoonmyung Lee and Jae-yoon  Sim
                and Alioto Massimo and David Blaauw and Dennis
                Sylvester},
      title = {45pW ESD Clamp Circuit for Ultra-Low  Power
                Applications},
      booktitle = {IEEE Custom Integrated Circuits Conference},
      month = {April},
      year = {2013},
      abstract = {Novel ultralow-leakage ESD power clamp designs for
                wireless sensor applications are proposed and
                implemented in 0.18μm CMOS. Using new biasing
                structures to limit both subthreshold leakage and
                GIDL, the proposed designs consume as little as
                43pW at 25ËšC and 119nW at 125ËšC with 4500V HBM
                level and 400V MM level protection, marking an
                18-139× leakage reduction over conventional ESD
                clamps.},
      URL = {http://terraswarm.org/pubs/63.html}
  }
  

Posted by David Blaauw on 13 May 2013.
Groups: services