A Compile-Time Scheduling Heuristic for Interconnection-Constrained Heterogenous Processor Architectures

by G.D., Sih and Edward A. Lee

IEEE Transactions on Parallel and Distributed Systems, vol. 4, no. 2, February, 1993.



The authors present a compile-time scheduling heuristic called dynamic level scheduling, which accounts for interprocessor communication overhead when mapping precedence-constrained, communicating tasks onto heterogeneous processor architectures with limited or possibly irregular interconnection structures. This technique uses dynamically-changing priorities to match tasks with processors at each step, and schedules over both spatial and temporal dimensions to eliminate shared resource contention. This method is fast, flexible, widely targetable, and displays promising performance